sta

write_sdc和write_script区别set_disable_clock_gating_check对指定的cell/pin/lib_cell/lib_pin设置是否进行clock gating的时序检查。

静态时序分析：ideal_clock、propagated_clock以及generated_clock的关系及其延迟计算规则（一）相关阅读静态时序分析https://blog.csdn.net/weixin_45791458/category_12567571.html?spm=1001.2014.3001.5482

静态时序分析：SDC约束命令set_disable_timing详解静态时序分析https://blog.csdn.net/weixin_45791458/category_12567571.html

静态时序分析：SDC约束命令set_case_analysis详解相关阅读静态时序分析https://blog.csdn.net/weixin_45791458/category_12567571.html?spm=1001.2014.3001.5482

静态时序分析：SDC约束命令set_load详解相关阅读静态时序分析https://blog.csdn.net/weixin_45791458/category_12567571.html?spm=1001.2014.3001.5482

静态时序分析：SDC约束命令set_clock_transition详解相关阅读静态时序分析https://blog.csdn.net/weixin_45791458/category_12567571.html?spm=1001.2014.3001.5482

Tcl语言：SDC约束命令create_generated_clock详解（下）相关阅读Tcl语言https://blog.csdn.net/weixin_45791458/category_12488978.html?spm=1001.2014.3001.5482