后仿综述 Gate Level Simulation: A Comprehensive Overview转载自LinkedinYour manager has decided that post-layout netlist verification using gate level simulation (#GLS) will be a gating task on your chip design project, and has assigned you to accomplish it. Where do you begin? Let’s take a look at the basic requi