Using Implicit Rules

Letting make Deduce the Commands

It has an implicit rule for updating a .o file from a correspondingly named .c file using a cc -c command.

For example, it will use the command cc -c main.c -o main.o to compile main.c into main.o.

We can therefore omit the commands from the rules for the object files.

When a .c file is used automatically in this way, it is also automatically added to the list of prerequisites.

We can therefore omit the .c files from the prerequisites, provided we omit the commands.

bash 复制代码
# makefile中就一行
main:main.o
# 此时执行make
[root@kafka100 cpp]# make
cc -c -o main.o main.c
cc main.o -o main
# Because you mention main.o but do not give a rule for it, make will automatically look for an implicit rule that
# tells how to update it. 

# makefile中就一行
main:
# 此时执行make
[root@kafka100 cpp]# make
cc main.c -o main
bash 复制代码
The built-in implicit rules use several variables in their recipes so that, by changing the values of the
variables, you can change the way the implicit rule works.
You can define your own implicit rules by writing pattern rules.

Defining and Redefining Pattern Rules

bash 复制代码
You define an implicit rule by writing a pattern rule.
A pattern rule looks like an ordinary rule, except that its target contains the character '%'.

the '%' matches any nonempty substring, while other characters match only themselves.
A target pattern is composed of a '%' between a prefix and a suffix, either or both of which may be empty.
's.%.c' as a pattern matches any file name that starts with 's.', ends in '.c' and is at least five characters long.
(There must be at least one character to match the '%'.) 
The substring that the '%' matches is called the stem.
'%' in a prerequisite of a pattern rule stands for the same stem that was matched by the '%' in the target.

# 不需要任何先决条件包含%,或者不需要任何先决条件
A pattern rule need not have any prerequisites that contain '%', or in fact any prerequisites at all.
Such a rule is effectively a general wildcard.

Automatic Variables

bash 复制代码
It's very important that you recognize the limited scope in which automatic variable values are available:
they only have values within the recipe.

$@:The file name of the target of the rule.
$<:The name of the first prerequisite.
$^:The names of all the prerequisites, with spaces between them.
$?:The names of all the prerequisites that are newer than the target, with spaces between them.
If the target does not exist, all prerequisites will be included.

https://www.gnu.org/software/make/manual/html_node/Catalogue-of-Rules.html

https://www.gnu.org/software/make/manual/html_node/Implicit-Variables.html

https://www.gnu.org/software/make/manual/html_node/Pattern-Rules.html

https://www.gnu.org/software/make/manual/html_node/Automatic-Variables.html

相关推荐
李日灐1 天前
< 6 > Linux 自动化构建工具:makefile 详解 + 进度条实战小项目
linux·运维·服务器·后端·自动化·进度条·makefile
送外卖的CV工程师15 天前
STM32+Makefile编译+OpenOCD 烧录调试
stm32·单片机·嵌入式硬件·makefile·调试·烧录·openocd
zhang-ge15 天前
Makefile调试技巧:打印信息与变量调试
makefile
送外卖的CV工程师17 天前
STM32 CubeMX Makefile 工程编译 入门指南
stm32·单片机·嵌入式硬件·学习·makefile·stm32cubemx
H Journey21 天前
C++之 CMake、CMakeLists.txt、Makefile
开发语言·c++·makefile·cmake
【骠姚校尉】24 天前
Makefile核心教程(六) --- 一文吃透 Makefile 通配符
linux·makefile·通配符·核心教程
星光20251 个月前
Makefile语法
makefile
阿昭L1 个月前
Windows通用的C/C++工程CMakeLists
c语言·c++·windows·makefile·cmake
数字IC那些事儿1 个月前
CMakeLists.txt 语法解释
makefile·system c
一只自律的鸡3 个月前
【MakeFile】基础培训2
makefile