First - Word Fall - Through ( FWFT ) Read Operation

When looking at Xilinx 8 Kintex-7 4 FPGAs memory resources 32, you'll find that its FIFO generators support two modes of read options - standard read operating and FWFT read operation. What is FWFT?

FWFT is a acronym for First-Word Fall-Through. It is generally used to describe a FIFO operation in the memory. The FWFT feature provides the ability to look-ahead to the next word available from the FIFO without issuing a read operation. When data is available in the FIFO, the first word falls through the FIFO and appears automatically on the output bus (dout).

Once the first word appears on dout, empty is deasserted indicating one or more readable words in the FIFO, and VALID is asserted, indicating a valid word is present on dout. Below figure shows a FWFT read access.

添加链接描述

Unlike the standard read mode, the FWFT empty flag is asserted after the last data is read from the FIFO. When empty is asserted, VALID is deasserted. In the standard read mode, when empty is asserted, VALID is asserted for 1 clock cycle. The FWFT feature also increases the effective read depth of the FIFO by two read words. The FWFT feature adds two clock cycle latency to the deassertion of empty, when the first data is written into a empty FIFO.

FWFT is useful in applications that require Low-latency access to data and to applications that require throttling based on the contents of the read data.

相关推荐
541板哥1 个月前
STM32--基于STM32F103C8T6的OV7670摄像头显示
stm32·单片机·嵌入式硬件·fifo·摄像头·ov7670·stm32f103c8t6
通信小小昕2 个月前
基于I2S的音频ADC_DAC的_FPGA的驱动
fpga开发·音频·adc·fifo·dac·i2s
Hcoco_me4 个月前
芯片基识 | 掰开揉碎讲 FIFO(同步FIFO和异步FIFO)
fpga开发·fifo
anlog6 个月前
C#队列(Queue)的基本使用
消息队列·消息·fifo·队列·queue·c#队列的基本使用
Embeded_FPGA1 年前
Actel---ProASIC®3 Flash Family FPGAs with Optional Soft ARM® Support
arm开发·fpga·fifo·sram·lut
斑马工1 年前
数据结构和算法专题---3、失效算法与应用
数据结构·算法·fifo·lfu·lru·失效算法
蟹代码丫1 年前
FPGA的通用FIFO设计verilog,1024*8bit仿真,源码和视频
verilog·fpga·fifo·quartus
apple_ttt1 年前
异步FIFO设计的仿真与综合技术(1)
fpga开发·verilog·fpga·fifo·异步fifo
apple_ttt1 年前
同步FIFO的verilog实现(2)——高位扩展法
fpga开发·verilog·fpga·fifo