ARM A64 LDR指令

ARM A64 LDR指令

  • [1 LDR (immediate)](#1 LDR (immediate))
    • [1.1 Post-index](#1.1 Post-index)
    • [1.2 Pre-index](#1.2 Pre-index)
    • [1.3 Unsigned offset](#1.3 Unsigned offset)
  • [2 LDR (literal)](#2 LDR (literal))
  • [3 LDR (register)](#3 LDR (register))
  • [4 其他LDR指令变体](#4 其他LDR指令变体)
    • [4.1 LDRB (immediate)](#4.1 LDRB (immediate))
      • [4.1.1 Post-index](#4.1.1 Post-index)
      • [4.1.2 Pre-index](#4.1.2 Pre-index)
      • [4.1.3 Unsigned offset](#4.1.3 Unsigned offset)
    • [4.2 LDRB (register)](#4.2 LDRB (register))
    • [4.3 LDRH (immediate)](#4.3 LDRH (immediate))
      • [4.3.1 Post-index](#4.3.1 Post-index)
      • [4.3.2 Pre-index](#4.3.2 Pre-index)
      • [4.3.3 Unsigned offset](#4.3.3 Unsigned offset)
    • [4.4 LDRH (register)](#4.4 LDRH (register))
    • [4.5 LDRSB (immediate)](#4.5 LDRSB (immediate))
      • [4.5.1 Post-index](#4.5.1 Post-index)
      • [4.5.2 Pre-index](#4.5.2 Pre-index)
      • [4.5.3 Unsigned offset](#4.5.3 Unsigned offset)
    • [4.6 LDRSB (register)](#4.6 LDRSB (register))
    • [4.7 LDRSH (immediate)](#4.7 LDRSH (immediate))
      • [4.7.1 Post-index](#4.7.1 Post-index)
      • [4.7.2 Pre-index](#4.7.2 Pre-index)
      • [4.7.3 Unsigned offset](#4.7.3 Unsigned offset)
    • [4.8 LDRSH (register)](#4.8 LDRSH (register))
    • [4.9 LDRSW (immediate)](#4.9 LDRSW (immediate))
      • [4.9.1 Post-index](#4.9.1 Post-index)
      • [4.9.2 Pre-index](#4.9.2 Pre-index)
      • [4.9.3 Unsigned offset](#4.9.3 Unsigned offset)
    • [4.10 LDRSW (literal)](#4.10 LDRSW (literal))
    • [4.11 LDRSW (register)](#4.11 LDRSW (register))

Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile

1 LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

1.1 Post-index

1.2 Pre-index

1.3 Unsigned offset

2 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register.

3 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended.

4 其他LDR指令变体

4.1 LDRB (immediate)

4.1.1 Post-index

4.1.2 Pre-index

4.1.3 Unsigned offset

4.2 LDRB (register)

4.3 LDRH (immediate)

4.3.1 Post-index

4.3.2 Pre-index

4.3.3 Unsigned offset

4.4 LDRH (register)

4.5 LDRSB (immediate)

4.5.1 Post-index

4.5.2 Pre-index

4.5.3 Unsigned offset

4.6 LDRSB (register)

4.7 LDRSH (immediate)

4.7.1 Post-index

4.7.2 Pre-index

4.7.3 Unsigned offset

4.8 LDRSH (register)

4.9 LDRSW (immediate)

4.9.1 Post-index

4.9.2 Pre-index

4.9.3 Unsigned offset

4.10 LDRSW (literal)

4.11 LDRSW (register)

相关推荐
GilgameshJSS5 小时前
STM32H743-ARM例程41-FMC_INDEP
arm开发·stm32·单片机·嵌入式硬件
GilgameshJSS8 小时前
STM32H743-ARM例程38-UART-IAP
c语言·arm开发·stm32·单片机·嵌入式硬件
橘子131 天前
Linux网络基础(一)
linux·网络·arm开发
咯哦哦哦哦2 天前
vscode arm交叉编译 中 cmakeTools 编译器设置
linux·arm开发·vscode·编辑器
GilgameshJSS2 天前
STM32H743-ARM例程40-U_DISK_IAP
c语言·arm开发·stm32·单片机·嵌入式硬件
XINVRY-FPGA3 天前
XC7Z020-1CLG484I Xilinx AMD FPGA Zynq-7000 SoC
arm开发·嵌入式硬件·网络协议·fpga开发·硬件工程·信号处理·fpga
电鱼智能的电小鱼4 天前
基于电鱼 ARM 边缘网关的智慧工地数据可靠传输方案——断点续传 + 4G/5G冗余通信,保障数据完整上传
arm开发·人工智能·嵌入式硬件·深度学习·5g·机器学习
范纹杉想快点毕业4 天前
12个月嵌入式进阶计划ZYNQ 系列芯片嵌入式与硬件系统知识学习全计划(基于国内视频资源)
c语言·arm开发·单片机·嵌入式硬件·学习·fpga开发·音视频
wanhengidc4 天前
云手机畅玩 梦幻西游
运维·服务器·arm开发·智能手机·自动化
z202305084 天前
linux之arm SMMUv3 故障和错误(4)
linux·运维·arm开发