ARM A64 LDR指令

ARM A64 LDR指令

  • [1 LDR (immediate)](#1 LDR (immediate))
    • [1.1 Post-index](#1.1 Post-index)
    • [1.2 Pre-index](#1.2 Pre-index)
    • [1.3 Unsigned offset](#1.3 Unsigned offset)
  • [2 LDR (literal)](#2 LDR (literal))
  • [3 LDR (register)](#3 LDR (register))
  • [4 其他LDR指令变体](#4 其他LDR指令变体)
    • [4.1 LDRB (immediate)](#4.1 LDRB (immediate))
      • [4.1.1 Post-index](#4.1.1 Post-index)
      • [4.1.2 Pre-index](#4.1.2 Pre-index)
      • [4.1.3 Unsigned offset](#4.1.3 Unsigned offset)
    • [4.2 LDRB (register)](#4.2 LDRB (register))
    • [4.3 LDRH (immediate)](#4.3 LDRH (immediate))
      • [4.3.1 Post-index](#4.3.1 Post-index)
      • [4.3.2 Pre-index](#4.3.2 Pre-index)
      • [4.3.3 Unsigned offset](#4.3.3 Unsigned offset)
    • [4.4 LDRH (register)](#4.4 LDRH (register))
    • [4.5 LDRSB (immediate)](#4.5 LDRSB (immediate))
      • [4.5.1 Post-index](#4.5.1 Post-index)
      • [4.5.2 Pre-index](#4.5.2 Pre-index)
      • [4.5.3 Unsigned offset](#4.5.3 Unsigned offset)
    • [4.6 LDRSB (register)](#4.6 LDRSB (register))
    • [4.7 LDRSH (immediate)](#4.7 LDRSH (immediate))
      • [4.7.1 Post-index](#4.7.1 Post-index)
      • [4.7.2 Pre-index](#4.7.2 Pre-index)
      • [4.7.3 Unsigned offset](#4.7.3 Unsigned offset)
    • [4.8 LDRSH (register)](#4.8 LDRSH (register))
    • [4.9 LDRSW (immediate)](#4.9 LDRSW (immediate))
      • [4.9.1 Post-index](#4.9.1 Post-index)
      • [4.9.2 Pre-index](#4.9.2 Pre-index)
      • [4.9.3 Unsigned offset](#4.9.3 Unsigned offset)
    • [4.10 LDRSW (literal)](#4.10 LDRSW (literal))
    • [4.11 LDRSW (register)](#4.11 LDRSW (register))

Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile

1 LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

1.1 Post-index

1.2 Pre-index

1.3 Unsigned offset

2 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register.

3 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended.

4 其他LDR指令变体

4.1 LDRB (immediate)

4.1.1 Post-index

4.1.2 Pre-index

4.1.3 Unsigned offset

4.2 LDRB (register)

4.3 LDRH (immediate)

4.3.1 Post-index

4.3.2 Pre-index

4.3.3 Unsigned offset

4.4 LDRH (register)

4.5 LDRSB (immediate)

4.5.1 Post-index

4.5.2 Pre-index

4.5.3 Unsigned offset

4.6 LDRSB (register)

4.7 LDRSH (immediate)

4.7.1 Post-index

4.7.2 Pre-index

4.7.3 Unsigned offset

4.8 LDRSH (register)

4.9 LDRSW (immediate)

4.9.1 Post-index

4.9.2 Pre-index

4.9.3 Unsigned offset

4.10 LDRSW (literal)

4.11 LDRSW (register)

相关推荐
zhouwy11321 小时前
ARM汇编指令集详解
汇编·arm开发
山后太阳2 天前
Keil5(MDK-ARM)完整下载安装教程+入门教程:从零搭建STM32开发环境
arm开发·stm32·嵌入式硬件
zz_lzh2 天前
arm版AI牛马:armbian(rk3588)设备部署openclaw
arm开发·人工智能·arm
lanxiao88883 天前
F1C100S 内核
arm开发
杰杰桀桀桀3 天前
基于stm32ARM库函数的IIR二阶巴特沃斯低通滤波器--附完整代码
arm开发·stm32·嵌入式硬件·数字滤波器·巴特沃斯低通滤波
TBrL7UtdTELTTdut4BAL3 天前
ARM Cortex-A53 (无AES)平台加密网络转发性能测试与对比分析
arm开发·集成测试
AI服务老曹3 天前
架构实战:如何基于 GB28181 与异构计算构建跨平台(X86/ARM)AI 视频管理系统?源码交付深度解析
arm开发·人工智能·架构
CinzWS4 天前
A53 FPGA原型验证:从RTL到可运行系统的挑战
arm开发·嵌入式·芯片验证·原型验证·a53
AI服务老曹4 天前
深度解析:支持 GB28181/RTSP 及异构计算(X86/ARM+GPU/NPU)的 AI 视频管理平台架构方案(附源码交付与 Docker 部署)
arm开发·人工智能·音视频
2302_813806224 天前
基础环境篇 – 交叉编译环境搭建与NFS服务配置
arm开发