ARM A64 LDR指令

ARM A64 LDR指令

  • [1 LDR (immediate)](#1 LDR (immediate))
    • [1.1 Post-index](#1.1 Post-index)
    • [1.2 Pre-index](#1.2 Pre-index)
    • [1.3 Unsigned offset](#1.3 Unsigned offset)
  • [2 LDR (literal)](#2 LDR (literal))
  • [3 LDR (register)](#3 LDR (register))
  • [4 其他LDR指令变体](#4 其他LDR指令变体)
    • [4.1 LDRB (immediate)](#4.1 LDRB (immediate))
      • [4.1.1 Post-index](#4.1.1 Post-index)
      • [4.1.2 Pre-index](#4.1.2 Pre-index)
      • [4.1.3 Unsigned offset](#4.1.3 Unsigned offset)
    • [4.2 LDRB (register)](#4.2 LDRB (register))
    • [4.3 LDRH (immediate)](#4.3 LDRH (immediate))
      • [4.3.1 Post-index](#4.3.1 Post-index)
      • [4.3.2 Pre-index](#4.3.2 Pre-index)
      • [4.3.3 Unsigned offset](#4.3.3 Unsigned offset)
    • [4.4 LDRH (register)](#4.4 LDRH (register))
    • [4.5 LDRSB (immediate)](#4.5 LDRSB (immediate))
      • [4.5.1 Post-index](#4.5.1 Post-index)
      • [4.5.2 Pre-index](#4.5.2 Pre-index)
      • [4.5.3 Unsigned offset](#4.5.3 Unsigned offset)
    • [4.6 LDRSB (register)](#4.6 LDRSB (register))
    • [4.7 LDRSH (immediate)](#4.7 LDRSH (immediate))
      • [4.7.1 Post-index](#4.7.1 Post-index)
      • [4.7.2 Pre-index](#4.7.2 Pre-index)
      • [4.7.3 Unsigned offset](#4.7.3 Unsigned offset)
    • [4.8 LDRSH (register)](#4.8 LDRSH (register))
    • [4.9 LDRSW (immediate)](#4.9 LDRSW (immediate))
      • [4.9.1 Post-index](#4.9.1 Post-index)
      • [4.9.2 Pre-index](#4.9.2 Pre-index)
      • [4.9.3 Unsigned offset](#4.9.3 Unsigned offset)
    • [4.10 LDRSW (literal)](#4.10 LDRSW (literal))
    • [4.11 LDRSW (register)](#4.11 LDRSW (register))

Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile

1 LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

1.1 Post-index

1.2 Pre-index

1.3 Unsigned offset

2 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register.

3 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended.

4 其他LDR指令变体

4.1 LDRB (immediate)

4.1.1 Post-index

4.1.2 Pre-index

4.1.3 Unsigned offset

4.2 LDRB (register)

4.3 LDRH (immediate)

4.3.1 Post-index

4.3.2 Pre-index

4.3.3 Unsigned offset

4.4 LDRH (register)

4.5 LDRSB (immediate)

4.5.1 Post-index

4.5.2 Pre-index

4.5.3 Unsigned offset

4.6 LDRSB (register)

4.7 LDRSH (immediate)

4.7.1 Post-index

4.7.2 Pre-index

4.7.3 Unsigned offset

4.8 LDRSH (register)

4.9 LDRSW (immediate)

4.9.1 Post-index

4.9.2 Pre-index

4.9.3 Unsigned offset

4.10 LDRSW (literal)

4.11 LDRSW (register)

相关推荐
女神下凡6 天前
嵌入式设计的各种存储芯片的硬件/软件设计规范,非常全面。
arm开发·单片机·嵌入式硬件
从零开始的嵌入式之旅6 天前
day47
arm开发·经验分享·笔记·嵌入式硬件
老当益壮梁奶奶6 天前
ARM汇编学习笔记(六):【i.MX6ULL】时钟系统与定时器(EPIT & GPT)
c语言·arm开发·嵌入式硬件·学习·51单片机
昌原的儿子LEO6 天前
IMX6ULL 时钟系统与 EPIT/GPT 定时器原理与配置
arm开发·学习
sunoo-2296 天前
【ARM嵌入式学习笔记Day6】一文打通i.MX6ULL时钟体系:PLL/PFD/预分频+滞回比较器全解析
arm开发·笔记·vscode·单片机·imx6ull·汇编语言
M78佐菲6 天前
ARM学习笔记(1)
linux·arm开发·笔记·嵌入式硬件·学习
sunoo-2297 天前
【嵌入式裸机开发Day04】i.MX6ULL 蜂鸣器驱动详解:从引脚地址查找到代码实现全流程
arm开发·单片机·嵌入式硬件·学习·串口·裸机
Doraemomo7 天前
IMX6ULL裸机开发——PWM
arm开发·嵌入式硬件·imx6ull
老当益壮梁奶奶7 天前
ARM汇编学习笔记(五):从按键轮询到 GIC 中断控制器(ARM Cortex-A7 )
arm开发·笔记·单片机·嵌入式硬件
M78佐菲7 天前
ARM学习笔记(五)
linux·arm开发·笔记·嵌入式硬件·学习