ARM A64 LDR指令

ARM A64 LDR指令

  • [1 LDR (immediate)](#1 LDR (immediate))
    • [1.1 Post-index](#1.1 Post-index)
    • [1.2 Pre-index](#1.2 Pre-index)
    • [1.3 Unsigned offset](#1.3 Unsigned offset)
  • [2 LDR (literal)](#2 LDR (literal))
  • [3 LDR (register)](#3 LDR (register))
  • [4 其他LDR指令变体](#4 其他LDR指令变体)
    • [4.1 LDRB (immediate)](#4.1 LDRB (immediate))
      • [4.1.1 Post-index](#4.1.1 Post-index)
      • [4.1.2 Pre-index](#4.1.2 Pre-index)
      • [4.1.3 Unsigned offset](#4.1.3 Unsigned offset)
    • [4.2 LDRB (register)](#4.2 LDRB (register))
    • [4.3 LDRH (immediate)](#4.3 LDRH (immediate))
      • [4.3.1 Post-index](#4.3.1 Post-index)
      • [4.3.2 Pre-index](#4.3.2 Pre-index)
      • [4.3.3 Unsigned offset](#4.3.3 Unsigned offset)
    • [4.4 LDRH (register)](#4.4 LDRH (register))
    • [4.5 LDRSB (immediate)](#4.5 LDRSB (immediate))
      • [4.5.1 Post-index](#4.5.1 Post-index)
      • [4.5.2 Pre-index](#4.5.2 Pre-index)
      • [4.5.3 Unsigned offset](#4.5.3 Unsigned offset)
    • [4.6 LDRSB (register)](#4.6 LDRSB (register))
    • [4.7 LDRSH (immediate)](#4.7 LDRSH (immediate))
      • [4.7.1 Post-index](#4.7.1 Post-index)
      • [4.7.2 Pre-index](#4.7.2 Pre-index)
      • [4.7.3 Unsigned offset](#4.7.3 Unsigned offset)
    • [4.8 LDRSH (register)](#4.8 LDRSH (register))
    • [4.9 LDRSW (immediate)](#4.9 LDRSW (immediate))
      • [4.9.1 Post-index](#4.9.1 Post-index)
      • [4.9.2 Pre-index](#4.9.2 Pre-index)
      • [4.9.3 Unsigned offset](#4.9.3 Unsigned offset)
    • [4.10 LDRSW (literal)](#4.10 LDRSW (literal))
    • [4.11 LDRSW (register)](#4.11 LDRSW (register))

Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile

1 LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

1.1 Post-index

1.2 Pre-index

1.3 Unsigned offset

2 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register.

3 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended.

4 其他LDR指令变体

4.1 LDRB (immediate)

4.1.1 Post-index

4.1.2 Pre-index

4.1.3 Unsigned offset

4.2 LDRB (register)

4.3 LDRH (immediate)

4.3.1 Post-index

4.3.2 Pre-index

4.3.3 Unsigned offset

4.4 LDRH (register)

4.5 LDRSB (immediate)

4.5.1 Post-index

4.5.2 Pre-index

4.5.3 Unsigned offset

4.6 LDRSB (register)

4.7 LDRSH (immediate)

4.7.1 Post-index

4.7.2 Pre-index

4.7.3 Unsigned offset

4.8 LDRSH (register)

4.9 LDRSW (immediate)

4.9.1 Post-index

4.9.2 Pre-index

4.9.3 Unsigned offset

4.10 LDRSW (literal)

4.11 LDRSW (register)

相关推荐
奋斗tree7 小时前
EulerOS 2.0 等保三级版(ARM 架构)是什么?
arm开发·架构
senijusene8 小时前
i.MX6ULL 裸机 ECSPI 驱动开发详解:
arm开发·驱动开发·嵌入式硬件
Arenaschi1 天前
国产麒麟X86结构和arm架构的区别
arm开发
EnglishJun1 天前
ARM嵌入式学习(二十一)--- Platform总线结合dts、gpio子系统、中断和错误处理
arm开发·学习
AI服务老曹1 天前
异构计算时代的安防底座:基于 x86/ARM 双架构与多芯片适配的 AI 视频云平台架构解析
arm开发·人工智能·架构
落樱弥城2 天前
Arm Mali GPU架构
arm开发·架构
The Mr.Nobody2 天前
基于STM32F407的 TFTP Server
arm开发·stm32·嵌入式硬件
飞凌嵌入式2 天前
如何用JishuShell在RK3588核心板上快速部署OpenClaw?
arm开发·人工智能·嵌入式硬件·openclaw
ai产品老杨2 天前
异构计算时代的安防底座:基于 x86/ARM 双架构与多芯片适配的 AI 视频云平台架构解析
arm开发·人工智能·架构
ai产品老杨2 天前
异构计算时代的视频底座:基于 ZLMediaKit 与 Spring Boot 的 X86/ARM 跨平台架构解析
arm开发·spring boot·音视频