Fsm ps2data

See also: PS/2 packet parser.

Now that you have a state machine that will identify three-byte messages in a PS/2 byte stream, add a datapath that will also output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.).

out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care).

For example:

cpp 复制代码
module top_module(
    input clk,
    input [7:0] in,
    input reset,    // Synchronous reset
    output [23:0] out_bytes,
    output done); //

    parameter BYTE1 = 2'b00,
    			BYTE2 = 2'b01,
    		BYTE3 = 2'b11,
    		DONE = 2'b10;
    
    reg [1:0] state;
    reg [1:0] next_state;
    reg [7:0] in_1, in_2;
   
  
    always@(*)
        case(state)
        	BYTE1: 
                if(in[3])
                    next_state <= BYTE2;
            	else 
                     next_state <= BYTE1;
            BYTE2:  
                     next_state <= BYTE3;
            BYTE3:  
                    next_state <= DONE; 
            DONE: 
                if(in[3])
                    next_state <= BYTE2;
            	else 
                     next_state <= BYTE1;
            default:
                next_state <= BYTE1;
        endcase
    
     
    always@(posedge clk)
        if(reset)
        	state <= BYTE1;
    	else 
            state <= next_state;
     
    always@(posedge clk)
        if(reset) begin
        	in_1 <=  8'b0;
            in_2 <=  8'b0;
            out_bytes <= 24'b0;
        end
    	else  begin
            in_1 <=  in; 
            in_2 <= in_1;
            out_bytes <= {in_2,in_1,in};
        end
    
	assign done = state == DONE;

endmodule
相关推荐
啄缘之间2 天前
4.6 学习UVM中的“report_phase“,将其应用到具体案例分为几步?
学习·verilog·uvm·sv
RunningCamel7 天前
[Vivado报错] [Runs 36-527] DCP does not exist
verilog·fpga·vivado报错
小妖11607 天前
verilog程序设计及SystemVerilog验证
verilog
bitlogic8 天前
理解 SystemVerilog 中的循环与并发线程
verilog·systemverilog·scope·verification·fpga & design·lifetime·并发线程
啄缘之间8 天前
3.9 学习UVM中的uvm_env类分为几步?
学习·verilog·uvm·sv
啄缘之间9 天前
3.3 学习UVM中的uvm_driver 类分为几步?
学习·测试用例·verilog·uvm
晓晓暮雨潇潇13 天前
FPGA开发技能(10)热电偶测温ADS1118方案
fpga开发·verilog·热电偶·ads1118·温度测试方案
啄缘之间14 天前
verilog练习:i2c slave 模块设计
学习·fpga开发·verilog·uvm
啄缘之间15 天前
verilog练习:8bit移位寄存器
开发语言·学习·fpga开发·verilog·uvm
啄缘之间15 天前
3. 学习UVM的核心组件
学习·verilog·uvm·sv