rocket-chip verilator@ubuntu20.04验证环境操作指南

rocket-chip verilator@ubuntu20.04验证环境操作指南

========================================================

rocket-tools版本号

* (HEAD detached at 2022.12.26)


export RISCV=/home/cad/RISCV

./build.sh

./build-rv32ima.sh

========================================================

rocket-chip版本号:

commit 281e5c8f2e1cca68439fe04799d7be855db92517

Author: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Date: Tue Jul 25 16:55:52 2023 +0800

PTW: set ae_ptw for out-of-range non-leaf PTEs (#3407) (#3410)

For PTEs whose physical address is out-of-range, we need to set

`ae_ptw` instead of `ae_final` to raise access-fault.

Because non-leaf PTEs will not have R or X bits set, `ae_final`

will be overrided by page-fault exceptions.

(cherry picked from commit b8dad7f5a73396f95e68a4dd2b4bdab171ba28e5)

Co-authored-by: Yinan Xu <xuyinan@ict.ac.cn>


git checkout 281e5c8f -f

git submodule update

git show

cd rocket-chip


cd emulator

make

it will automatically donwload verilator-4.226.tar.gz and use it for compile tools

it will generate

emulator-freechips.rocketchip.system-freechips.rocketchip.system.DefaultConfig

then

make run-asm-tests

make run-bmark-tests


相关推荐
加油20195 小时前
freertos系统中如何生成随机数以及保证随机性?
freertos·risc-v·随机数·lcg·rdcycle·周期计数器
飞睿科技2 天前
乐鑫推出的第三颗RISC-V物联网芯片ESP32-H2,融合蓝牙与Thread技术!
物联网·risc-v
云雾J视界3 天前
RISC-V开源处理器实战:从Verilog RTL设计到FPGA原型验证
fpga开发·开源·verilog·risc-v·rtl·数字系统
做一个快乐的小傻瓜4 天前
易灵思FPGA的RISC-V核操作函数
fpga·risc-v·易灵思
嵌入式Linux,13 天前
RISC-V 只会越来越好(2)
risc-v
国科安芯16 天前
抗辐照MCU芯片在低轨商业卫星原子钟中的适配与优化
单片机·嵌入式硬件·fpga开发·架构·risc-v
云澈ovo19 天前
RISC-V 架构适配:开源 AI 工具链的跨平台编译优化全流程(附实战指南)
架构·开源·risc-v
Blossom.11821 天前
用一颗MCU跑通7B大模型:RISC-V+SRAM极致量化实战
人工智能·python·单片机·嵌入式硬件·opencv·机器学习·risc-v
矜辰所致1 个月前
沁恒微 RISC-V 芯片开发工具 MounRiver Studio 使用
ide·沁恒微·开发工具·risc-v·mrsii