-
FSM1101
module top_module (
input clk,
input reset, // Synchronous reset
input data,
output start_shifting);parameter s0 = 3'd0; parameter s1 = 3'd1; parameter s2 = 3'd2; parameter s3 = 3'd3; parameter s4 = 3'd4; reg[2:0] state; reg[2:0] next_state; always@(*) begin case(state) s0: begin if(data) next_state = s1; else next_state = s0; end s1: begin if(data) next_state = s2; else next_state = s0; end s2: begin if(data) next_state = s2; else next_state = s3; end s3: begin if(data) next_state = s4; else next_state = s0; end s4: next_state = s4; endcase end always@(posedge clk) begin if(reset) state <= s0; else state <= next_state; end assign start_shifting = (state == s4);
endmodule
Circuits--Building--FSM1101
且听风吟5672024-06-03 23:48
相关推荐
Dann Hiroaki3 小时前
笔记分享: 哈尔滨工业大学CS31002编译原理——02. 语法分析KhalilRuan3 小时前
Unity-MMORPG内容笔记-其三kfepiza4 小时前
Debian的`/etc/network/interfaces`的`allow-hotplug`和`auto`对比讲解 笔记250704LabVIEW开发5 小时前
LabVIEW与FPGA超声探伤cycf6 小时前
FPGA设计中的数据存储I'm写代码7 小时前
el-tree树形结构笔记Andy杨9 小时前
20250707-4-Kubernetes 集群部署、配置和验证-K8s基本资源概念初_笔记UQI-LIUWJ11 小时前
李宏毅LLM笔记: AI Agentouliten11 小时前
cuda编程笔记(6)--流Love__Tay11 小时前
笔记/云计算基础