-
q5b
module top_module (
input clk,
input areset,
input x,
output z
);parameter A = 1'b0; parameter B = 1'b1; reg[1:0] state; reg[1:0] next_state; always@(*) begin case(state) A: if(x) next_state = B; else next_state = A; B: next_state = B; endcase end always@(posedge clk or posedge areset) begin if(areset) state = A; else state = next_state; end always@(*) begin if(state == A) begin if(x) z = 1'b1; else z = 1'b0; end else begin if(x) z = 1'b0; else z = 1'b1; end end
endmodule
-
q3a
module top_module(
input clk,
input reset,
input s,
input w,
output z
);parameter A = 1'd0; parameter B = 1'd1; reg[1:0] state; reg[1:0] next_state; reg[1:0] count; reg[1:0] num; always @(*) begin case(state) A: begin if(s) next_state = B; else next_state = A; end B: begin next_state = B; end endcase end always @(posedge clk) begin if(reset) state <= A; else state <= next_state; end always @(posedge clk) begin if(reset) count <= 2'd0; else if(count == 2'd2) count <= 2'd0; else if(state == B) count <= count + 1'b1; end always @(posedge clk) begin if(reset) num <= 1'b0; else begin if(count == 2'd0) begin if(w) num <= 1'b1; else num <= 1'b0; end else if(state == B) begin if(w) num <= num + 1'b1; else num <= num; end end end assign z = (state == B && num == 2'd2 && count == 2'd0);
endmodule
Circuits--Sequential--FSM--q5b~q3a
且听风吟5672024-05-27 9:52
相关推荐
蒙奇D索大1 小时前
【操作系统】408操作系统核心考点精讲:宏内核、微内核与外核架构全解析DARLING Zero two♡2 小时前
告别笔记局限!Blinko+cpolar让AI笔记随时随地可用再睡一夏就好2 小时前
【C++闯关笔记】STL:deque与priority_queue的学习和使用金水谣3 小时前
10.21遇印记3 小时前
网络运维学习笔记梁辰兴3 小时前
企业培训笔记:外卖平台后端--套餐管理模块--回显套餐信息四谎真好看3 小时前
Java 黑马程序员学习笔记(进阶篇20)_dindong4 小时前
牛客101:链表JJJJ_iii4 小时前
【机器学习06】神经网络的实现、训练与向量化博览鸿蒙4 小时前
FPGA高频面试问题整理—附答案