-
q5b
module top_module (
input clk,
input areset,
input x,
output z
);parameter A = 1'b0; parameter B = 1'b1; reg[1:0] state; reg[1:0] next_state; always@(*) begin case(state) A: if(x) next_state = B; else next_state = A; B: next_state = B; endcase end always@(posedge clk or posedge areset) begin if(areset) state = A; else state = next_state; end always@(*) begin if(state == A) begin if(x) z = 1'b1; else z = 1'b0; end else begin if(x) z = 1'b0; else z = 1'b1; end end
endmodule
-
q3a
module top_module(
input clk,
input reset,
input s,
input w,
output z
);parameter A = 1'd0; parameter B = 1'd1; reg[1:0] state; reg[1:0] next_state; reg[1:0] count; reg[1:0] num; always @(*) begin case(state) A: begin if(s) next_state = B; else next_state = A; end B: begin next_state = B; end endcase end always @(posedge clk) begin if(reset) state <= A; else state <= next_state; end always @(posedge clk) begin if(reset) count <= 2'd0; else if(count == 2'd2) count <= 2'd0; else if(state == B) count <= count + 1'b1; end always @(posedge clk) begin if(reset) num <= 1'b0; else begin if(count == 2'd0) begin if(w) num <= 1'b1; else num <= 1'b0; end else if(state == B) begin if(w) num <= num + 1'b1; else num <= num; end end end assign z = (state == B && num == 2'd2 && count == 2'd0);
endmodule
Circuits--Sequential--FSM--q5b~q3a
且听风吟5672024-05-27 9:52
相关推荐
孞㐑¥41 分钟前
Linux之Socket 编程 UDP热爱学习地派大星2 小时前
FPGA矩阵算法实现sealaugh323 小时前
aws(学习笔记第四十八课) appsync-graphql-dynamodbfreexyn6 小时前
Matlab自学笔记六十一:快速上手解方程热爱学习地派大星6 小时前
Xilinx FPGA功耗评估很小心的小新6 小时前
12、jvm运行期优化寻丶幽风8 小时前
论文阅读笔记——NoPoSplat搬砖的小码农_Sky11 小时前
XILINX Ultrascale+ Kintex系列FPGA的架构西岭千秋雪_11 小时前
Redis缓存架构实战XvnNing11 小时前
【Verilog硬件语言学习笔记4】FPGA串口通信