-
q5b
module top_module (
input clk,
input areset,
input x,
output z
);parameter A = 1'b0; parameter B = 1'b1; reg[1:0] state; reg[1:0] next_state; always@(*) begin case(state) A: if(x) next_state = B; else next_state = A; B: next_state = B; endcase end always@(posedge clk or posedge areset) begin if(areset) state = A; else state = next_state; end always@(*) begin if(state == A) begin if(x) z = 1'b1; else z = 1'b0; end else begin if(x) z = 1'b0; else z = 1'b1; end end
endmodule
-
q3a
module top_module(
input clk,
input reset,
input s,
input w,
output z
);parameter A = 1'd0; parameter B = 1'd1; reg[1:0] state; reg[1:0] next_state; reg[1:0] count; reg[1:0] num; always @(*) begin case(state) A: begin if(s) next_state = B; else next_state = A; end B: begin next_state = B; end endcase end always @(posedge clk) begin if(reset) state <= A; else state <= next_state; end always @(posedge clk) begin if(reset) count <= 2'd0; else if(count == 2'd2) count <= 2'd0; else if(state == B) count <= count + 1'b1; end always @(posedge clk) begin if(reset) num <= 1'b0; else begin if(count == 2'd0) begin if(w) num <= 1'b1; else num <= 1'b0; end else if(state == B) begin if(w) num <= num + 1'b1; else num <= num; end end end assign z = (state == B && num == 2'd2 && count == 2'd0);
endmodule
Circuits--Sequential--FSM--q5b~q3a
且听风吟5672024-05-27 9:52
相关推荐
_落纸11 小时前
三大基础无源电子元件——电阻(R)、电感(L)、电容(C)Alice-YUE12 小时前
【CSS学习笔记3】css特性2303_Alpha12 小时前
SpringBoot风_峰13 小时前
Ubuntu Linux SD卡分区操作FPGA_Linuxer14 小时前
FPGA 40 DAC线缆和光模块带光纤实现40G UDP差异Hello_Embed21 小时前
STM32HAL 快速入门(二十):UART 中断改进 —— 环形缓冲区解决数据丢失咸甜适中21 小时前
rust语言 (1.88) 学习笔记:客户端和服务器端同在一个项目中Grassto21 小时前
RAG 从入门到放弃?丐版 demo 实战笔记(go+python)Magnetic_h1 天前
【iOS】设计模式复习周周记笔记1 天前
学习笔记:第一个Python程序