Bottom-fill process for flip-chip applications

Flip chip (FC) technology is a packaging method in which the chip is directly attached to the substrate, which has the advantages of high density, high performance and low cost. However, due to the coefficient of thermal expansion (CTE) mismatch between the chip and the substrate, the solder joints are subjected to large thermal stresses when the temperature changes, leading to fatigue damage and failure. To improve the reliability of solder joints, a common method is to inject a polymer material, called underfill, between the chip and the substrate. Underfill improves the stress distribution in the solder joint, reduces the strain amplitude in the solder joint, and extends the thermal fatigue life of the solder joint.

Figure 1. Underfill process

Underfill is a liquid encapsulant, typically an epoxy resin heavily filled with SiO2, that is used between the chip and the substrate after flip chip interconnections. After curing, the hardened underfill has a high modulus, low CTE to match the solder joints, low moisture absorption, and good adhesion to the chip and substrate. Thermal stresses on the solder joints are redistributed between the chip, underfill, substrate and all solder joints, rather than being concentrated on the peripheral solder joints. The application of underfill has been proven to reduce the most important solder joint strain levels to 0.10-0.25 of the strain of an unencapsulated solder joint. as a result, underfill can increase the fatigue life of solder joints by a factor of 10 to 100. In addition, it protects the solder joints from environmental attack. Underfill is a practical solution for expanding the use of flip chip technology from ceramic to organic substrates and from high-end to cost-sensitive products.

Figure 2. Flip Chip Process with Underfill

Advances in flip chip technology have led to the development of underfill processes and underfill materials. Figure 2 illustrates the process steps of a flip chip using the underfill process. Separate flux dispensing and cleaning steps are required before and after the chip is assembled. After the chip is assembled on the substrate, the unfilled material is dispensed and dragged into the gap between the chip and the substrate.

Foreign material control before underfill application

Bottom filler adhesive before sizing need to confirm that the board and filler surface without foreign objects and a large number of flux residue, more flux residue will lead to adhesive attached to the flux residue, subsequent use of the process of flux residue volatilization, softening, mutation directly affect the mechanical properties of the adhesive, which affects the reliability of the product. The standard bottom filling sizing process requires PCBA cleaning and drying, and then dispensing curing.

The advantages of the bottom filling process are:

  1. Improve the reliability of the solder joints to extend the service life of the product;

  2. Protect the solder joints from environmental erosion, improve product corrosion resistance;

  3. Reduce the thermal stress between the chip and the substrate, improve the product's resistance to thermal cycling;

  4. Enhance the adhesion between the chip and the substrate to improve the impact resistance and vibration resistance of the product.

Disadvantages of the bottom filling process:

  1. Increase the cost and complexity of packaging, requiring additional equipment and materials;

  2. Need to select appropriate bottom-filling materials and parameters to match the characteristics of the chip and substrate to avoid failure modes such as residual stress, cracks, corrosion and voids;

  3. Difficult to repair or rework the package, requiring the removal of the bottom filler in order to inspect or replace the solder joints;

  4. may affect the electrical properties of the chip, such as signal delay, crosstalk, noise, etc..

Translated with DeepL.com (free version)

相关推荐
洋九八5 天前
电路基础和 PCB 制作
单片机·嵌入式硬件·pcb工艺
贝塔实验室7 天前
Altium Designer 6.0 初学教程-如何生成一个集成库并且实现对库的管理
linux·服务器·前端·fpga开发·硬件架构·基带工程·pcb工艺
可可南木8 天前
高级边界扫描 --8-- 使用TAP控制器状态图
功能测试·测试工具·pcb工艺
贝塔实验室8 天前
Altium Designer 6.0 初学教程-如何从原理图及PCB 中生成网表并且实现网表的加载
fpga开发·硬件架构·硬件工程·学习方法·射频工程·基带工程·pcb工艺
贝塔实验室10 天前
Altium Designer 6.0 初学教程-在Altium Designer 中对PCB 进行板层设置及内电层进行分割
嵌入式硬件·fpga开发·编辑器·硬件工程·信息与通信·信号处理·pcb工艺
三佛科技-1341638421213 天前
智能保温杯方案,保温杯MCU控制方案设计
单片机·嵌入式硬件·智能家居·pcb工艺
MARIN_shen16 天前
PCB之电源完整性之电源网络的PDN仿真CST---08
网络·单片机·硬件工程·pcb工艺
贝塔实验室23 天前
Altium Designer 6.3 PCB LAYOUT教程(四)
驱动开发·嵌入式硬件·硬件架构·硬件工程·信息与通信·基带工程·pcb工艺
三佛科技-134163842121 个月前
SI13213L/H,SI13215L/H 非隔离降压恒压芯片5V/3.3V典型应用资料
单片机·嵌入式硬件·智能家居·pcb工艺
三佛科技-134163842121 个月前
制冰机方案,家用制冰机MCU控制方案开发设计
单片机·嵌入式硬件·智能家居·pcb工艺