Bottom-fill process for flip-chip applications

Flip chip (FC) technology is a packaging method in which the chip is directly attached to the substrate, which has the advantages of high density, high performance and low cost. However, due to the coefficient of thermal expansion (CTE) mismatch between the chip and the substrate, the solder joints are subjected to large thermal stresses when the temperature changes, leading to fatigue damage and failure. To improve the reliability of solder joints, a common method is to inject a polymer material, called underfill, between the chip and the substrate. Underfill improves the stress distribution in the solder joint, reduces the strain amplitude in the solder joint, and extends the thermal fatigue life of the solder joint.

Figure 1. Underfill process

Underfill is a liquid encapsulant, typically an epoxy resin heavily filled with SiO2, that is used between the chip and the substrate after flip chip interconnections. After curing, the hardened underfill has a high modulus, low CTE to match the solder joints, low moisture absorption, and good adhesion to the chip and substrate. Thermal stresses on the solder joints are redistributed between the chip, underfill, substrate and all solder joints, rather than being concentrated on the peripheral solder joints. The application of underfill has been proven to reduce the most important solder joint strain levels to 0.10-0.25 of the strain of an unencapsulated solder joint. as a result, underfill can increase the fatigue life of solder joints by a factor of 10 to 100. In addition, it protects the solder joints from environmental attack. Underfill is a practical solution for expanding the use of flip chip technology from ceramic to organic substrates and from high-end to cost-sensitive products.

Figure 2. Flip Chip Process with Underfill

Advances in flip chip technology have led to the development of underfill processes and underfill materials. Figure 2 illustrates the process steps of a flip chip using the underfill process. Separate flux dispensing and cleaning steps are required before and after the chip is assembled. After the chip is assembled on the substrate, the unfilled material is dispensed and dragged into the gap between the chip and the substrate.

Foreign material control before underfill application

Bottom filler adhesive before sizing need to confirm that the board and filler surface without foreign objects and a large number of flux residue, more flux residue will lead to adhesive attached to the flux residue, subsequent use of the process of flux residue volatilization, softening, mutation directly affect the mechanical properties of the adhesive, which affects the reliability of the product. The standard bottom filling sizing process requires PCBA cleaning and drying, and then dispensing curing.

The advantages of the bottom filling process are:

  1. Improve the reliability of the solder joints to extend the service life of the product;

  2. Protect the solder joints from environmental erosion, improve product corrosion resistance;

  3. Reduce the thermal stress between the chip and the substrate, improve the product's resistance to thermal cycling;

  4. Enhance the adhesion between the chip and the substrate to improve the impact resistance and vibration resistance of the product.

Disadvantages of the bottom filling process:

  1. Increase the cost and complexity of packaging, requiring additional equipment and materials;

  2. Need to select appropriate bottom-filling materials and parameters to match the characteristics of the chip and substrate to avoid failure modes such as residual stress, cracks, corrosion and voids;

  3. Difficult to repair or rework the package, requiring the removal of the bottom filler in order to inspect or replace the solder joints;

  4. may affect the electrical properties of the chip, such as signal delay, crosstalk, noise, etc..

Translated with DeepL.com (free version)

相关推荐
CDERgglUoMg6 小时前
基于Matlab的裂缝检测系统
pcb工艺
三佛科技-134163842123 天前
宠物洗澡打泡机方案,宠物泡泡机MCU方案开发设计分享
单片机·嵌入式硬件·物联网·智能家居·pcb工艺·宠物
三佛科技-134163842124 天前
FT61E13x家族解析(FT61E131/3F/32/33/35)8位AD型MCU之间的区别
单片机·嵌入式硬件·物联网·智能家居·pcb工艺
启友玩AI4 天前
方言守护者:基于启英泰伦CI-F162GS02J芯片的“能听懂乡音”的智能夜灯DIY全攻略
c语言·人工智能·嵌入式硬件·ai·语音识别·pcb工艺
三佛科技-134163842125 天前
多功能奶泡机MCU方案开发设计分析
单片机·嵌入式硬件·物联网·智能家居·pcb工艺
国科安芯7 天前
面向星载芯片原子钟的RISC-V架构MCU抗辐照特性研究及可靠性分析
单片机·嵌入式硬件·架构·制造·risc-v·pcb工艺·安全性测试
三佛科技-134163842129 天前
LP3716NCK 隔离型12V1A 12W茶炉板电源方案典型应用电路与设计关键
单片机·嵌入式硬件·物联网·智能家居·pcb工艺
PCBA加工_安徽英特丽9 天前
SMT贴片加工中的工艺设备
pcb工艺
模拟IC攻城狮10 天前
电压模buck电路详尽设计仿真报告+电路文件+仿真状态+smic0.18um工艺库
嵌入式硬件·硬件架构·pcb工艺·数字芯片
三佛科技-1341638421210 天前
HN3401_P沟道-30V -4.2A场效应管MOSFET应用场景分析
单片机·嵌入式硬件·物联网·智能家居·pcb工艺