FPGA PCIe加载提速方案

目录

1.bit流压缩

2.flash加载速度

3.Tandem模式


1.bit流压缩

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

2.flash加载速度

打开bitstream setting,设置SPI的线宽和速率(线宽按原理图设置,速率尽可能高)

3.Tandem模式

Overview

PCIe requires a link training within 120ms after power is stable. This can be a challenging phase of programming FPGA devices due to the size of the bitstream to program the FPGA and the rate of configuration available. Therefore, the Tandem PCIe feature is used to address this challenge.

The Tandem PCIe contains two stages of bitstream. The first stage includes the programming of the necessary memory cells for the PCIe loaded from the Programmable Read Only Memory (PROM). Afterwards, the PCIe port is capable of handling and responding to enumerations. In parallel, the second stage bitstream is transmitted via the PCIe link. The second stage bitstream contains the user application that can be configured using the Media Configuration Access Port (MCAP). Please refer to (Answer Record 64761).

See the figure below for the load steps.

Figure 1 - Tandem PCIe Bitstream Load Steps

This blog provides a step-by-step guide on how to use the Tandem PCIe feature on a KCU116 board.

Tandem PCIe Design Flow

On the AMD website, search for the KCU116 PCIe Tutorial and download the latest version for the example design.

Click on "XTP642 -- KCU116 PCIe Tutorial (v8.0)" to view the PDF slides for creating an example PCIe design. Click on "rdf0412-kcu116-pcie-c-2019-1.zip" to download the design files.

Extract the contents of "ready_for_download" from the downloaded design file to the C:\ drive or your preferred directory.

Configure the following settings in the "Basic " tab. Leave the default "Component Name".

Change the "Mode" to Advanced to unlock all of the features of the IP. Make sure the "Device/Port Type" is PCI Express Endpoint device and the "PCIe Block Location" is at X0Y0 . Change the "Lane Width" to X1 or depending on user specification and the "Maximum Link Speed" to 8.0 GT/s (Gen3). Check the "Reference Clock Frequency (MHz)" is set to 100MHz . Select Tandem PCIe from "Tandem Configuration or Partial Reconfiguration".

相关推荐
Terasic友晶科技19 小时前
第7篇:Linux程序访问控制FPGA端LEDR<五>
fpga开发·嵌入式系统·de1-soc开发板
FakeOccupational1 天前
fpga系列 HDL:跨时钟域同步 4-phase handshake(四相握手通信协议,请求-确认机制)浅释与代码实现
fpga开发
Terasic友晶科技1 天前
第4篇:Linux程序访问控制FPGA端LEDR<二>
fpga开发·de1-soc开发板·linux嵌入式程序
mcupro1 天前
TQTT_KU5P开发板教程---文件的烧写与程序固化
嵌入式硬件·fpga开发
知行合一←_←1 天前
实战篇-主时钟约束
fpga开发
奋斗的牛马1 天前
FPAG_BUFFER学习
学习·fpga开发
胡叨叨-FPGAer2 天前
公司级项目-AD9914扫频源(三)评估板与上位机的初步调试
fpga开发
soulermax2 天前
华为数字芯片机考2025合集1已校正
华为·fpga开发·架构·系统架构·硬件架构
一条九漏鱼2 天前
verilog有符号数的乘法
fpga开发
soulermax2 天前
华为数字芯片机考2025合集3已校正
嵌入式硬件·华为·fpga开发