FPGA PCIe加载提速方案

目录

1.bit流压缩

2.flash加载速度

3.Tandem模式


1.bit流压缩

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

2.flash加载速度

打开bitstream setting,设置SPI的线宽和速率(线宽按原理图设置,速率尽可能高)

3.Tandem模式

Overview

PCIe requires a link training within 120ms after power is stable. This can be a challenging phase of programming FPGA devices due to the size of the bitstream to program the FPGA and the rate of configuration available. Therefore, the Tandem PCIe feature is used to address this challenge.

The Tandem PCIe contains two stages of bitstream. The first stage includes the programming of the necessary memory cells for the PCIe loaded from the Programmable Read Only Memory (PROM). Afterwards, the PCIe port is capable of handling and responding to enumerations. In parallel, the second stage bitstream is transmitted via the PCIe link. The second stage bitstream contains the user application that can be configured using the Media Configuration Access Port (MCAP). Please refer to (Answer Record 64761).

See the figure below for the load steps.

Figure 1 - Tandem PCIe Bitstream Load Steps

This blog provides a step-by-step guide on how to use the Tandem PCIe feature on a KCU116 board.

Tandem PCIe Design Flow

On the AMD website, search for the KCU116 PCIe Tutorial and download the latest version for the example design.

Click on "XTP642 -- KCU116 PCIe Tutorial (v8.0)" to view the PDF slides for creating an example PCIe design. Click on "rdf0412-kcu116-pcie-c-2019-1.zip" to download the design files.

Extract the contents of "ready_for_download" from the downloaded design file to the C:\ drive or your preferred directory.

Configure the following settings in the "Basic " tab. Leave the default "Component Name".

Change the "Mode" to Advanced to unlock all of the features of the IP. Make sure the "Device/Port Type" is PCI Express Endpoint device and the "PCIe Block Location" is at X0Y0 . Change the "Lane Width" to X1 or depending on user specification and the "Maximum Link Speed" to 8.0 GT/s (Gen3). Check the "Reference Clock Frequency (MHz)" is set to 100MHz . Select Tandem PCIe from "Tandem Configuration or Partial Reconfiguration".

相关推荐
gaoxcv3 小时前
TDC相关的一些方法
fpga开发
我爱C编程3 小时前
【3.4】双口RAM模块的FPGA实现
fpga开发·fpga·fft·双口ram
三万棵雪松3 小时前
【嵌入式刷题硬件设计基础(一)】
fpga开发·嵌入式·硬件基础
扣脑壳的FPGAer4 小时前
Xilinx远程更新之watchdog Timer1/ Timer2
fpga开发
ALINX技术博客4 小时前
【黑金云课堂】FPGA技术教程Linux开发:Petalinux安装
linux·运维·fpga开发
豆包公子18 小时前
虚拟机配置共享文件&烧录FPGA bit文件
fpga开发
c-u-r-ry3020 小时前
pll/mmcm输入时钟配置页面警告
经验分享·fpga开发
逻辑诗篇1 天前
硬核算力集结!TMS320C6678、XC7K690T等、匠行科技SBC819模拟信号采集处理板,解锁高端测控新标杆
科技·fpga开发
狂奔蜗牛(bradley)1 天前
FPGA基础知识:深度剖析异步复位同步释放
fpga开发
发发就是发1 天前
USB系统架构概述:从一次诡异的枚举失败说起
驱动开发·单片机·嵌入式硬件·算法·fpga开发