FPGA PCIe加载提速方案

目录

1.bit流压缩

2.flash加载速度

3.Tandem模式


1.bit流压缩

set_property BITSTREAM.GENERAL.COMPRESS TRUE current_design

2.flash加载速度

打开bitstream setting,设置SPI的线宽和速率(线宽按原理图设置,速率尽可能高)

3.Tandem模式

Overview

PCIe requires a link training within 120ms after power is stable. This can be a challenging phase of programming FPGA devices due to the size of the bitstream to program the FPGA and the rate of configuration available. Therefore, the Tandem PCIe feature is used to address this challenge.

The Tandem PCIe contains two stages of bitstream. The first stage includes the programming of the necessary memory cells for the PCIe loaded from the Programmable Read Only Memory (PROM). Afterwards, the PCIe port is capable of handling and responding to enumerations. In parallel, the second stage bitstream is transmitted via the PCIe link. The second stage bitstream contains the user application that can be configured using the Media Configuration Access Port (MCAP). Please refer to (Answer Record 64761).

See the figure below for the load steps.

Figure 1 - Tandem PCIe Bitstream Load Steps

This blog provides a step-by-step guide on how to use the Tandem PCIe feature on a KCU116 board.

Tandem PCIe Design Flow

On the AMD website, search for the KCU116 PCIe Tutorial and download the latest version for the example design.

Click on "XTP642 -- KCU116 PCIe Tutorial (v8.0)" to view the PDF slides for creating an example PCIe design. Click on "rdf0412-kcu116-pcie-c-2019-1.zip" to download the design files.

Extract the contents of "ready_for_download" from the downloaded design file to the C:\ drive or your preferred directory.

Configure the following settings in the "Basic " tab. Leave the default "Component Name".

Change the "Mode" to Advanced to unlock all of the features of the IP. Make sure the "Device/Port Type" is PCI Express Endpoint device and the "PCIe Block Location" is at X0Y0 . Change the "Lane Width" to X1 or depending on user specification and the "Maximum Link Speed" to 8.0 GT/s (Gen3). Check the "Reference Clock Frequency (MHz)" is set to 100MHz . Select Tandem PCIe from "Tandem Configuration or Partial Reconfiguration".

相关推荐
通信小呆呆7 小时前
单端口RAM、伪双端口RAM、真双端口RAM:功能详解与应用选型指南
fpga开发
s090713620 小时前
【FPGA实战】基于Verilog的MCP2515 CAN控制器SPI驱动详解 | 附完整代码
fpga开发·硬件设计·can通信·mcp2515
szxinmai主板定制专家21 小时前
基于 ARM+FPGA 数据机床实时工业控制设计--以雕刻机为例
arm开发·人工智能·嵌入式硬件·fpga开发
XMAIPC_Robot21 小时前
基于RK3588 ARM+FPGA电火花数控机床控制系统设计,兼顾ethercat软硬件实时
linux·arm开发·人工智能·嵌入式硬件·fpga开发
XMAIPC_Robot21 小时前
基于 ARM+FPGA 数据机床控制系统设计--以雕刻机为例
arm开发·fpga开发
GateWorld21 小时前
LCD显示技术完全指南:原理·制造·驱动·FPGA实现之点屏一
fpga开发·lcd显示·fpga点亮屏幕·minilvds·fpga点屏
風清掦2 天前
【STM32学习笔记-14】WDG看门狗 - 14.2 WWDG窗口看门狗
笔记·stm32·单片机·嵌入式硬件·学习·fpga开发
尤老师FPGA2 天前
HDMI数据的接收发送实验(十二)
fpga开发
坏孩子的诺亚方舟2 天前
FPGA神经网络数学基础0
人工智能·神经网络·线性代数·fpga开发
熠速2 天前
PolarBox高性能实时仿真系统
arm开发·fpga开发·嵌入式实时数据库·硬件在环半实物仿真