CADENCE 切换层显示快捷键

目前切换到cadence的17.4版本LAYOUT,觉得切换层显示的时候需要点击color管理很麻烦,所以写了一个类似于PADS操作习惯的快捷键,不过是针对八层板的,同时因为软件限制,层名必须是TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM,如果是其他名字,需要修改下面的代码实现或者将LAYOUT中的层名修改成上述的八层。

ENV文件路径为:

安装盘符:\Cadence\SPB_XX.X\share\pcb\text\env(其中XX.X代表软件版本号,如17.4、22.1等)

替换ENV文件如下:

====================================================

八层板单层显示快捷键 (L1-L8)

层叠:TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM

显示内容:ETCH + PIN + VIA CLASS + PLAN + DRC

====================================================

L1 - 第1层 (TOP)

funckey L1 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

L2 - 第2层 (GND02)

funckey L2 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND02" t)(axlVisibleLayer "PIN/GND02" t)(axlVisibleLayer "VIA CLASS/GND02" t)(axlVisibleLayer "PLAN/GND02" t)(axlVisibleLayer "DRC/GND02" t)(axlSetActiveLayer "ETCH/GND02")(axlVisibleUpdate t))'

L3 - 第3层 (SIG03)

funckey L3 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG03" t)(axlVisibleLayer "PIN/SIG03" t)(axlVisibleLayer "VIA CLASS/SIG03" t)(axlVisibleLayer "PLAN/SIG03" t)(axlVisibleLayer "DRC/SIG03" t)(axlSetActiveLayer "ETCH/SIG03")(axlVisibleUpdate t))'

L4 - 第4层 (PWR04)

funckey L4 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR04" t)(axlVisibleLayer "PIN/PWR04" t)(axlVisibleLayer "VIA CLASS/PWR04" t)(axlVisibleLayer "PLAN/PWR04" t)(axlVisibleLayer "DRC/PWR04" t)(axlSetActiveLayer "ETCH/PWR04")(axlVisibleUpdate t))'

L5 - 第5层 (PWR05)

funckey L5 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR05" t)(axlVisibleLayer "PIN/PWR05" t)(axlVisibleLayer "VIA CLASS/PWR05" t)(axlVisibleLayer "PLAN/PWR05" t)(axlVisibleLayer "DRC/PWR05" t)(axlSetActiveLayer "ETCH/PWR05")(axlVisibleUpdate t))'

L6 - 第6层 (SIG06)

funckey L6 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG06" t)(axlVisibleLayer "PIN/SIG06" t)(axlVisibleLayer "VIA CLASS/SIG06" t)(axlVisibleLayer "PLAN/SIG06" t)(axlVisibleLayer "DRC/SIG06" t)(axlSetActiveLayer "ETCH/SIG06")(axlVisibleUpdate t))'

L7 - 第7层 (GND07)

funckey L7 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND07" t)(axlVisibleLayer "PIN/GND07" t)(axlVisibleLayer "VIA CLASS/GND07" t)(axlVisibleLayer "PLAN/GND07" t)(axlVisibleLayer "DRC/GND07" t)(axlSetActiveLayer "ETCH/GND07")(axlVisibleUpdate t))'

L8 - 第8层 (BOTTOM)

funckey L8 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印的顶层和底层

====================================================

funckey LT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带装配的顶层和底层

====================================================

funckey LAT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LAB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印+装配的顶层和底层

====================================================

funckey LAST '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LASB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

Flip Design (镜像翻转)

====================================================

funckey VB 'flipdesign'

====================================================

辅助功能

====================================================

funckey ZZ '((axlVisibleDesign t)(axlVisibleUpdate t))'

相关推荐
Industio_触觉智能12 小时前
RK3576开发板GPIO驱动入门教程,基于触觉智能开发板教学-上
嵌入式硬件·硬件工程·智能硬件·开发板·gpio·瑞芯微·rk3576
CoreTK芯通康EMC整改1 天前
《2026 电子制造业 EMC 合规白皮书》解读:PCB EMC 设计全链路优化指南(附器件选型矩阵)
人工智能·硬件工程·设计规范·emc整改案例·emc整改
czhaii1 天前
单片机光学自动打靶机寻点流程分析
单片机·嵌入式硬件·硬件工程
会编程是什么感觉...1 天前
立创商城封装转AD自动化 -- JLC2AD_AutoLib
自动化·硬件工程·layout
科恒盛远3 天前
【无标题】
fpga开发·硬件工程·信号处理
AI的探索之旅3 天前
AI Agent辅助立创EDA设计——从原理图到PCB
人工智能·stm32·硬件工程
JNX_SEMI4 天前
ATR2652 GNSS双频LNA:0.75dB噪声系数与22dB高增益设计
前端·单片机·嵌入式硬件·物联网·硬件工程
就叫一片白纸5 天前
【电子基础——电容】
电脑·硬件工程
Topplyz5 天前
如何减小DCDC的纹波?
单片机·嵌入式硬件·硬件工程·电源·layout·dcdc
ICGOODFIND16 天前
2026物联网模组选型指南:U-BLOX定位模组+SIMCOM芯讯通主流蜂窝通信模组参数与场景适配
嵌入式硬件·物联网·硬件工程·iot