CADENCE 切换层显示快捷键

目前切换到cadence的17.4版本LAYOUT,觉得切换层显示的时候需要点击color管理很麻烦,所以写了一个类似于PADS操作习惯的快捷键,不过是针对八层板的,同时因为软件限制,层名必须是TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM,如果是其他名字,需要修改下面的代码实现或者将LAYOUT中的层名修改成上述的八层。

ENV文件路径为:

安装盘符:\Cadence\SPB_XX.X\share\pcb\text\env(其中XX.X代表软件版本号,如17.4、22.1等)

替换ENV文件如下:

====================================================

八层板单层显示快捷键 (L1-L8)

层叠:TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM

显示内容:ETCH + PIN + VIA CLASS + PLAN + DRC

====================================================

L1 - 第1层 (TOP)

funckey L1 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

L2 - 第2层 (GND02)

funckey L2 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND02" t)(axlVisibleLayer "PIN/GND02" t)(axlVisibleLayer "VIA CLASS/GND02" t)(axlVisibleLayer "PLAN/GND02" t)(axlVisibleLayer "DRC/GND02" t)(axlSetActiveLayer "ETCH/GND02")(axlVisibleUpdate t))'

L3 - 第3层 (SIG03)

funckey L3 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG03" t)(axlVisibleLayer "PIN/SIG03" t)(axlVisibleLayer "VIA CLASS/SIG03" t)(axlVisibleLayer "PLAN/SIG03" t)(axlVisibleLayer "DRC/SIG03" t)(axlSetActiveLayer "ETCH/SIG03")(axlVisibleUpdate t))'

L4 - 第4层 (PWR04)

funckey L4 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR04" t)(axlVisibleLayer "PIN/PWR04" t)(axlVisibleLayer "VIA CLASS/PWR04" t)(axlVisibleLayer "PLAN/PWR04" t)(axlVisibleLayer "DRC/PWR04" t)(axlSetActiveLayer "ETCH/PWR04")(axlVisibleUpdate t))'

L5 - 第5层 (PWR05)

funckey L5 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR05" t)(axlVisibleLayer "PIN/PWR05" t)(axlVisibleLayer "VIA CLASS/PWR05" t)(axlVisibleLayer "PLAN/PWR05" t)(axlVisibleLayer "DRC/PWR05" t)(axlSetActiveLayer "ETCH/PWR05")(axlVisibleUpdate t))'

L6 - 第6层 (SIG06)

funckey L6 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG06" t)(axlVisibleLayer "PIN/SIG06" t)(axlVisibleLayer "VIA CLASS/SIG06" t)(axlVisibleLayer "PLAN/SIG06" t)(axlVisibleLayer "DRC/SIG06" t)(axlSetActiveLayer "ETCH/SIG06")(axlVisibleUpdate t))'

L7 - 第7层 (GND07)

funckey L7 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND07" t)(axlVisibleLayer "PIN/GND07" t)(axlVisibleLayer "VIA CLASS/GND07" t)(axlVisibleLayer "PLAN/GND07" t)(axlVisibleLayer "DRC/GND07" t)(axlSetActiveLayer "ETCH/GND07")(axlVisibleUpdate t))'

L8 - 第8层 (BOTTOM)

funckey L8 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印的顶层和底层

====================================================

funckey LT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带装配的顶层和底层

====================================================

funckey LAT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LAB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印+装配的顶层和底层

====================================================

funckey LAST '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LASB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

Flip Design (镜像翻转)

====================================================

funckey VB 'flipdesign'

====================================================

辅助功能

====================================================

funckey ZZ '((axlVisibleDesign t)(axlVisibleUpdate t))'

相关推荐
深圳市恒锐丰科技杨生18 小时前
EG1125 准谐振原边反馈 CC‑CV 功率开关|屹晶 EGmicro
嵌入式硬件·硬件工程
深圳市恒锐丰科技杨生18 小时前
EG4005 微波 / 红外感应信号处理芯片|屹晶 EGmicro
嵌入式硬件·硬件工程
恒锐丰科技林技术员21 小时前
EG3014S 半桥驱动芯片:无刷电机与功率变换的优选栅极驱动器件
经验分享·嵌入式硬件·硬件工程
什么都干的派森1 天前
ESP32S3智能手柄设计
硬件工程·esp32s3·智能手柄
comyccccc2 天前
LDO与DCDC降压电路原理深度解析学习笔记
硬件工程
老衲不用@飘柔3 天前
半导体学习之本征半导体与杂质半导体
硬件工程
utmhikari4 天前
【DIY小记】解决散热问题提升超频性能的经验
性能测试·cpu·硬件·bios·超频·主板·风道
ACP广源盛139246256735 天前
高密度多盘存储扩展方案选型笔记|PCIe 转 SATA 桥接芯片 YLB3118@ACP 评估
硬件架构·硬件工程·国产芯片·sata
wp123_16 天前
TLVR 电感在 AI 服务器电源中的应用与市场前景分析
服务器·人工智能·科技·ai·硬件工程
向成科技6 天前
XC3576H工控主板|深度适配Ubuntu 26.04 LTS,释放边缘AI与工业开发新潜能
linux·人工智能·ubuntu·机器人·硬件·主板·边缘ai