CADENCE 切换层显示快捷键

目前切换到cadence的17.4版本LAYOUT,觉得切换层显示的时候需要点击color管理很麻烦,所以写了一个类似于PADS操作习惯的快捷键,不过是针对八层板的,同时因为软件限制,层名必须是TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM,如果是其他名字,需要修改下面的代码实现或者将LAYOUT中的层名修改成上述的八层。

ENV文件路径为:

安装盘符:\Cadence\SPB_XX.X\share\pcb\text\env(其中XX.X代表软件版本号,如17.4、22.1等)

替换ENV文件如下:

====================================================

八层板单层显示快捷键 (L1-L8)

层叠:TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM

显示内容:ETCH + PIN + VIA CLASS + PLAN + DRC

====================================================

L1 - 第1层 (TOP)

funckey L1 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

L2 - 第2层 (GND02)

funckey L2 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND02" t)(axlVisibleLayer "PIN/GND02" t)(axlVisibleLayer "VIA CLASS/GND02" t)(axlVisibleLayer "PLAN/GND02" t)(axlVisibleLayer "DRC/GND02" t)(axlSetActiveLayer "ETCH/GND02")(axlVisibleUpdate t))'

L3 - 第3层 (SIG03)

funckey L3 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG03" t)(axlVisibleLayer "PIN/SIG03" t)(axlVisibleLayer "VIA CLASS/SIG03" t)(axlVisibleLayer "PLAN/SIG03" t)(axlVisibleLayer "DRC/SIG03" t)(axlSetActiveLayer "ETCH/SIG03")(axlVisibleUpdate t))'

L4 - 第4层 (PWR04)

funckey L4 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR04" t)(axlVisibleLayer "PIN/PWR04" t)(axlVisibleLayer "VIA CLASS/PWR04" t)(axlVisibleLayer "PLAN/PWR04" t)(axlVisibleLayer "DRC/PWR04" t)(axlSetActiveLayer "ETCH/PWR04")(axlVisibleUpdate t))'

L5 - 第5层 (PWR05)

funckey L5 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR05" t)(axlVisibleLayer "PIN/PWR05" t)(axlVisibleLayer "VIA CLASS/PWR05" t)(axlVisibleLayer "PLAN/PWR05" t)(axlVisibleLayer "DRC/PWR05" t)(axlSetActiveLayer "ETCH/PWR05")(axlVisibleUpdate t))'

L6 - 第6层 (SIG06)

funckey L6 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG06" t)(axlVisibleLayer "PIN/SIG06" t)(axlVisibleLayer "VIA CLASS/SIG06" t)(axlVisibleLayer "PLAN/SIG06" t)(axlVisibleLayer "DRC/SIG06" t)(axlSetActiveLayer "ETCH/SIG06")(axlVisibleUpdate t))'

L7 - 第7层 (GND07)

funckey L7 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND07" t)(axlVisibleLayer "PIN/GND07" t)(axlVisibleLayer "VIA CLASS/GND07" t)(axlVisibleLayer "PLAN/GND07" t)(axlVisibleLayer "DRC/GND07" t)(axlSetActiveLayer "ETCH/GND07")(axlVisibleUpdate t))'

L8 - 第8层 (BOTTOM)

funckey L8 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印的顶层和底层

====================================================

funckey LT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带装配的顶层和底层

====================================================

funckey LAT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LAB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印+装配的顶层和底层

====================================================

funckey LAST '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LASB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

Flip Design (镜像翻转)

====================================================

funckey VB 'flipdesign'

====================================================

辅助功能

====================================================

funckey ZZ '((axlVisibleDesign t)(axlVisibleUpdate t))'

相关推荐
爱看大明王朝15666 天前
半桥 IGBT/MOS 驱动自举电路原理与设计计算
硬件工程
千流出海7 天前
软通动力向沙特交付机械革命硬件项目 智能业务进入中东合作阶段
硬件·千流出海·沙特
ོ椿生拥蝶7 天前
基于 Simulink 的三相全桥 SPWM 逆变器仿真(含 50Hz/32V 输出实现)
硬件工程
anew___9 天前
计算机组成原理:指令系统——软硬件交互的桥梁
计算机·寻址·硬件·指令系统
智者知已应修善业9 天前
【用74LS151的实现(16序列信号发生器)】2024-6-1
驱动开发·经验分享·笔记·硬件架构·硬件工程
三块石头1019 天前
BUCK电路MOS管功率耗散理论推导
经验分享·硬件架构·硬件工程·学习方法·信息与通信
电气小僧9 天前
固态变压器基础知识扫盲
硬件架构·硬件工程·电源
ye1501277745510 天前
4.2V升6V1A同步升压WT3213
单片机·嵌入式硬件·其他·硬件工程
H__Rick10 天前
C51学习-DAY4
嵌入式硬件·学习·51单片机·硬件工程
ye1501277745510 天前
220V降5V0.3A电源芯片WT5104
单片机·嵌入式硬件·其他·硬件工程