CADENCE 切换层显示快捷键

目前切换到cadence的17.4版本LAYOUT,觉得切换层显示的时候需要点击color管理很麻烦,所以写了一个类似于PADS操作习惯的快捷键,不过是针对八层板的,同时因为软件限制,层名必须是TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM,如果是其他名字,需要修改下面的代码实现或者将LAYOUT中的层名修改成上述的八层。

ENV文件路径为:

安装盘符:\Cadence\SPB_XX.X\share\pcb\text\env(其中XX.X代表软件版本号,如17.4、22.1等)

替换ENV文件如下:

====================================================

八层板单层显示快捷键 (L1-L8)

层叠:TOP;GND02;SIG03;PWR04;PWR05;SIG06;GND07;BOTTOM

显示内容:ETCH + PIN + VIA CLASS + PLAN + DRC

====================================================

L1 - 第1层 (TOP)

funckey L1 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

L2 - 第2层 (GND02)

funckey L2 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND02" t)(axlVisibleLayer "PIN/GND02" t)(axlVisibleLayer "VIA CLASS/GND02" t)(axlVisibleLayer "PLAN/GND02" t)(axlVisibleLayer "DRC/GND02" t)(axlSetActiveLayer "ETCH/GND02")(axlVisibleUpdate t))'

L3 - 第3层 (SIG03)

funckey L3 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG03" t)(axlVisibleLayer "PIN/SIG03" t)(axlVisibleLayer "VIA CLASS/SIG03" t)(axlVisibleLayer "PLAN/SIG03" t)(axlVisibleLayer "DRC/SIG03" t)(axlSetActiveLayer "ETCH/SIG03")(axlVisibleUpdate t))'

L4 - 第4层 (PWR04)

funckey L4 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR04" t)(axlVisibleLayer "PIN/PWR04" t)(axlVisibleLayer "VIA CLASS/PWR04" t)(axlVisibleLayer "PLAN/PWR04" t)(axlVisibleLayer "DRC/PWR04" t)(axlSetActiveLayer "ETCH/PWR04")(axlVisibleUpdate t))'

L5 - 第5层 (PWR05)

funckey L5 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/PWR05" t)(axlVisibleLayer "PIN/PWR05" t)(axlVisibleLayer "VIA CLASS/PWR05" t)(axlVisibleLayer "PLAN/PWR05" t)(axlVisibleLayer "DRC/PWR05" t)(axlSetActiveLayer "ETCH/PWR05")(axlVisibleUpdate t))'

L6 - 第6层 (SIG06)

funckey L6 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/SIG06" t)(axlVisibleLayer "PIN/SIG06" t)(axlVisibleLayer "VIA CLASS/SIG06" t)(axlVisibleLayer "PLAN/SIG06" t)(axlVisibleLayer "DRC/SIG06" t)(axlSetActiveLayer "ETCH/SIG06")(axlVisibleUpdate t))'

L7 - 第7层 (GND07)

funckey L7 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/GND07" t)(axlVisibleLayer "PIN/GND07" t)(axlVisibleLayer "VIA CLASS/GND07" t)(axlVisibleLayer "PLAN/GND07" t)(axlVisibleLayer "DRC/GND07" t)(axlSetActiveLayer "ETCH/GND07")(axlVisibleUpdate t))'

L8 - 第8层 (BOTTOM)

funckey L8 '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印的顶层和底层

====================================================

funckey LT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带装配的顶层和底层

====================================================

funckey LAT '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LAB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

带丝印+装配的顶层和底层

====================================================

funckey LAST '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/TOP" t)(axlVisibleLayer "PIN/TOP" t)(axlVisibleLayer "VIA CLASS/TOP" t)(axlVisibleLayer "PLAN/TOP" t)(axlVisibleLayer "DRC/TOP" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_TOP" t)(axlVisibleLayer "REF DES/SILKSCREEN_TOP" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_TOP" t)(axlVisibleLayer "REF DES/ASSEMBLY_TOP" t)(axlSetActiveLayer "ETCH/TOP")(axlVisibleUpdate t))'

funckey LASB '((axlVisibleDesign nil)(axlVisibleLayer "ETCH/BOTTOM" t)(axlVisibleLayer "PIN/BOTTOM" t)(axlVisibleLayer "VIA CLASS/BOTTOM" t)(axlVisibleLayer "PLAN/BOTTOM" t)(axlVisibleLayer "DRC/BOTTOM" t)(axlVisibleLayer "BOARD GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "REF DES/SILKSCREEN_BOTTOM" t)(axlVisibleLayer "PACKAGE GEOMETRY/ASSEMBLY_BOTTOM" t)(axlVisibleLayer "REF DES/ASSEMBLY_BOTTOM" t)(axlSetActiveLayer "ETCH/BOTTOM")(axlVisibleUpdate t))'

====================================================

Flip Design (镜像翻转)

====================================================

funckey VB 'flipdesign'

====================================================

辅助功能

====================================================

funckey ZZ '((axlVisibleDesign t)(axlVisibleUpdate t))'

相关推荐
智者知已应修善业1 天前
【分立元件OCL电路】2024-5-17
驱动开发·经验分享·笔记·硬件架构·硬件工程
TianMa行空2 天前
14 Pin JTAG接口
硬件
电气小僧2 天前
OpenClaw部署教程
硬件工程·openclaw·龙虾
洞察物理世界2 天前
【硬件_USB2.0】一文讲透USB2.0硬件工作原理
硬件·usb2.0
stars-he2 天前
SPICE编程与仿真学习笔记:从网表到瞬态分析
笔记·学习·硬件工程
DreamLife☼2 天前
OpenBCI-Python与OpenBCI:实时脑电信号采集实战
开发语言·python·硬件·选型·openbci·cyton·ganglion
hai3152475433 天前
RISC-V核E203核前向旁路的架构性顽疾
驱动开发·架构·硬件架构·硬件工程·risc-v
hai3152475433 天前
RISC-V CVA6 AXI适配器+DMA桥蜂鸟E203处理器的总线接口单元(BIU)仲裁器
驱动开发·fpga开发·硬件架构·硬件工程·精益工程
康谋自动驾驶3 天前
GMSL + 硬件PTP方案,真能让ADAS路测告别“数十毫秒偏差”吗?
汽车·数据采集·硬件·传感器·adas·时间同步
rrrr31233 天前
Nanya(南亚科技)DRAM芯片选型详解
硬件工程