X_INTERFACE_INFO module reference

https://zhuanlan.zhihu.com/p/580037903?utm_id=0

ug994


复制代码
-- Normally AXI is automatically inferred.  However, if the names of your ports do not match, you can force the
-- the creation of an interface and map the physical ports to the logical ports by using the X_INTERFACE_INFO
-- attribute before each physical port
-- Parameters are typically computed by the Block Diagram and annotated onto the cell (no need to specify these)
-- axis - AMBA AXI4-Stream Interface (slave directions)
-- 
-- Allowed parameters:
--  CLK_DOMAIN                - Clk Domain                (string default: <blank>) 
--  PHASE                     - Phase                     (float) 
--  FREQ_HZ                   - Frequency                 (float default: 100000000) 
--  LAYERED_METADATA          - Layered Metadata          (string default: <blank>) 
--  HAS_TLAST                 - Has Tlast                 (long) {false - 0, true - 1}
--  HAS_TKEEP                 - Has Tkeep                 (long) {false - 0, true - 1}
--  HAS_TSTRB                 - Has Tstrb                 (long) {false - 0, true - 1}
--  HAS_TREADY                - Has Tready                (long) {false - 0, true - 1}
--  TUSER_WIDTH               - Tuser Width               (long) 
--  TID_WIDTH                 - Tid Width                 (long) 
--  TDEST_WIDTH               - Tdest Width               (long) 
--  TDATA_NUM_BYTES           - Tdata Num Bytes           (long) 

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity my_module is
  port (

  <s_tid> : in std_logic_vector(<left_bound> downto 0); -- Transfer ID tag (optional)
  <s_tdest> : in std_logic_vector(<left_bound> downto 0); -- Transfer Destination (optional)
  <s_tdata> : in std_logic_vector(<left_bound> downto 0); -- Transfer Data (optional)
  <s_tstrb> : in std_logic_vector(<left_bound> downto 0); -- Transfer Data Byte Strobes (optional)
  <s_tkeep> : in std_logic_vector(<left_bound> downto 0); -- Transfer Null Byte Indicators (optional)
  <s_tlast> : in std_logic; -- Packet Boundary Indicator (optional)
  <s_tuser> : in std_logic_vector(<left_bound> downto 0); -- Transfer user sideband (optional)
  <s_tvalid> : in std_logic; -- Transfer valid (required)
  <s_tready> : out std_logic; -- Transfer ready (optional)
  --  additional ports here

  );
end my_module;
architecture arch_impl of my_module is

  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_INFO of <s_tid>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TID";
  ATTRIBUTE X_INTERFACE_INFO of <s_tdest>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TDEST";
  ATTRIBUTE X_INTERFACE_INFO of <s_tdata>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TDATA";
  ATTRIBUTE X_INTERFACE_INFO of <s_tstrb>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TSTRB";
  ATTRIBUTE X_INTERFACE_INFO of <s_tkeep>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TKEEP";
  ATTRIBUTE X_INTERFACE_INFO of <s_tlast>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TLAST";
  ATTRIBUTE X_INTERFACE_INFO of <s_tuser>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TUSER";
  ATTRIBUTE X_INTERFACE_INFO of <s_tvalid>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TVALID";
  ATTRIBUTE X_INTERFACE_INFO of <s_tready>: SIGNAL is "xilinx.com:interface:axis:1.0 <interface_name> TREADY";
  -- Uncomment the following to set interface specific parameter on the bus interface.
  --  ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
  --  ATTRIBUTE X_INTERFACE_PARAMETER of <port_name>: SIGNAL is "CLK_DOMAIN <value>,PHASE <value>,FREQ_HZ <value>,LAYERED_METADATA <value>,HAS_TLAST <value>,HAS_TKEEP <value>,HAS_TSTRB <value>,HAS_TREADY <value>,TUSER_WIDTH <value>,TID_WIDTH <value>,TDEST_WIDTH <value>,TDATA_NUM_BYTES <value>";

begin
--  user logic here
相关推荐
风_峰16 小时前
Ubuntu Linux SD卡分区操作
嵌入式硬件·ubuntu·fpga开发
FPGA_Linuxer17 小时前
FPGA 40 DAC线缆和光模块带光纤实现40G UDP差异
网络协议·fpga开发·udp
风_峰1 天前
Petalinux相关配置——ZYNQ通过eMMC启动
嵌入式硬件·ubuntu·fpga开发
风_峰1 天前
【ZYNQ开发篇】Petalinux和电脑端的静态ip地址配置
网络·嵌入式硬件·tcp/ip·ubuntu·fpga开发
碎碎思1 天前
一块板子,玩转 HDMI、USB、FPGA ——聊聊开源项目 HDMI2USB-Numato-Opsis
fpga开发
ooo-p1 天前
FPGA学习篇——Verilog学习Led灯的实现
学习·fpga开发
嵌入式-老费1 天前
Zynq开发实践(FPGA之选择开发板)
fpga开发
风_峰2 天前
PuTTY软件访问ZYNQ板卡的Linux系统
linux·服务器·嵌入式硬件·fpga开发
电子凉冰2 天前
FPGA入门-状态机
fpga开发
Aczone282 天前
硬件(十)IMX6ULL 中断与时钟配置
arm开发·单片机·嵌入式硬件·fpga开发