Wokwi组件

示波器Wokwi-Chip-Scope

json 复制代码
{
  "version": 1,
  "author": "Uri Shaked",
  "editor": "wokwi",
  "parts": [
    {
      "type": "chip-scope",
      "id": "scope1",
      "top": 135.42,
      "left": 369.6,
      "attrs": {
        "sampleTimeUs": "100",
        "sampleTimeMs": "0",
        "triggerChannel": "0",
        "triggerMode": "1",
        "crtColor": "0",
        "trace0Color": "14",
        "trace1Color": "12",
        "trace2Color": "10",
        "trace3Color": "2"
      }
    },
    { "type": "wokwi-vcc", "id": "vcc1", "top": 48.76, "left": 163.2, "attrs": {} },
    { "type": "wokwi-gnd", "id": "gnd1", "top": 192, "left": 297, "attrs": {} },
    {
      "type": "wokwi-resistor",
      "id": "r1",
      "top": 109.55,
      "left": 172.8,
      "attrs": { "value": "1000" }
    },
    {
      "type": "wokwi-pushbutton",
      "id": "btn2",
      "top": 54.2,
      "left": 307.2,
      "attrs": { "color": "green", "xray": "1" }
    }
  ],
  "connections": [
    [ "vcc1:VCC", "r1:1", "red", [ "v0" ] ],
    [ "btn2:1.l", "r1:2", "green", [ "h-48", "v48" ] ],
    [ "btn2:2.l", "gnd1:GND", "green", [ "h0" ] ],
    [ "scope1:D0", "btn2:1.r", "green", [ "h-28.8", "v-28.8", "h86.4", "v-57.6" ] ]
  ],
  "dependencies": { "chip-scope": "github:Dlloydev/Wokwi-Chip-Scope@1.0.7" }
}
相关推荐
9527华安7 小时前
FPGA实现ARINC818总线协议,基于GT Transceivers Wizard高速收发器,提供7套工程源码和技术支持
fpga开发·transceivers·arinc818
小蘇的FPGA9 小时前
fpga-wide-data-crc32
fpga开发
落雨无风21 小时前
fpga板级调试常见问题
fpga开发
码农小韩1 天前
FPGA学习(一)——LED点灯与开发流程
学习·fpga开发·入门·环境配置·仿真·点灯
FPGA小迷弟1 天前
FPGA 与千兆以太网:各类物理接口的形式、区别、使用方法与应用场景详解
tcp/ip·macos·fpga开发·udp·fpga
NamoAmitabha1281 天前
Zynq 的 AXI GPIO,是“ARM 通过一条国际标准高速公路(AXI 总线),去遥控 FPGA 里的一个寄存器”。---deepseek
fpga开发·zynq--ps
NamoAmitabha1281 天前
ARM 不懂寄存器,它只懂内存地址---deepseek
fpga开发·zynq--ps
FPGA小迷弟1 天前
FPGA 千兆以太网帧格式全解:从 IEEE 802.3 帧结构到 Verilog 收发实现
人工智能·5g·fpga开发·架构·硬件架构
幻智星科技1 天前
FPGA数据采集接口选型终极指南
fpga开发·udp·硬件架构
星夜离尘561 天前
用 SystemVerilog 写一个可背压的流式 RLE 编码器:计数拆分、包尾与 flush 的完整实现
fpga开发