ARINC818_FILE

module ARINC818_FILE(

input clk,

input rst_n,

input [31:0] container_cnt, // 容器计数

input [15:0] advb_frame_cnt, // advb帧计数

input advb_frame_last, // ADVB最后一帧

input [15:0] img_width, // 图像宽度

input [15:0] img_high, // 图像高度

output reg [31:0] sofi, // 首帧起始定界符

output reg [31:0] sofn, // 非首帧起始定界符

output reg [31:0] eofn, // 非最后帧结束定界符

output reg [31:0] eoft, // 最后帧结束定界符

output reg [31:0] advb_idle, // advb帧间隙字符

output reg [31:0] frame_words0_r_ctl,

output reg [31:0] frame_words0_dst_id,

output reg [31:0] frame_words1_cs_ctl,

output reg [31:0] frame_words1_src_id,

output reg [31:0] frame_words2_type,

output reg [31:0] frame_words2_f_ctl,

output reg [31:0] frame_words3_seq_id,

output reg [31:0] frame_words3_df_ctl,

output reg [31:0] frame_words3_seq_cnt,

output reg [31:0] frame_words4_OX_RX_ID,

output reg [31:0] frame_words5_parameter,

output reg [31:0] container_words0_cnt,

output reg [31:0] container_words1_id,

output reg [31:0] container_words2_time,

output reg [31:0] container_words3_time,

output reg [31:0] container_words4_fps,

output reg [31:0] container_words4_rate

);

// K28.5, D21.5, D22.2编码示例(ARINC 818协议定义的字符编码)

localparam [7:0] K28_5 = 8'hBC; // 示例码,真实协议确认

localparam [7:0] D21_5 = 8'h95;

localparam [7:0] D22_2 = 8'hB5;

localparam [31:0] SOFI_VAL = {K28_5, D21_5, D22_2, D22_2};

localparam [31:0] SOFN_VAL = {K28_5, D21_5, D21_5, D22_2};

localparam [31:0] EOFN_VAL = {K28_5, D22_2, D21_5, D21_5};

localparam [31:0] EOFT_VAL = {K28_5, D22_2, D22_2, D21_5};

localparam [31:0] ADVB_IDLE_VAL = 32'hBC95_B5B5; // 休止符

// 初始化和状态更新

always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin

sofi <= SOFI_VAL;

sofn <= SOFN_VAL;

eofn <= EOFN_VAL;

eoft <= EOFT_VAL;

advb_idle <= ADVB_IDLE_VAL;

// 这里frame_words*和container_words*初始化为0或默认值

frame_words0_r_ctl <= 32'd0;

frame_words0_dst_id <= 32'd0;

frame_words1_cs_ctl <= 32'd0;

frame_words1_src_id <= 32'd0;

frame_words2_type <= 32'd0;

frame_words2_f_ctl <= 32'd0;

frame_words3_seq_id <= 32'd0;

frame_words3_df_ctl <= 32'd0;

frame_words3_seq_cnt <= 32'd0;

frame_words4_OX_RX_ID <= 32'd0;

frame_words5_parameter <= 32'd0;

container_words0_cnt <= 32'd0;

container_words1_id <= 32'd0;

container_words2_time <= 32'd0;

container_words3_time <= 32'd0;

container_words4_fps <= 32'd0;

container_words4_rate <= 32'd0;

end else begin

// 根据advb_frame_last控制使用SOFI或SOFN

sofi <= advb_frame_last ? SOFI_VAL : sofi;

sofn <= (!advb_frame_last) ? SOFN_VAL : sofn;

eofn <= (!advb_frame_last) ? EOFN_VAL : eofn;

eoft <= advb_frame_last ? EOFT_VAL : eoft;

// 赋值frame_words,示例根据计数器简单赋值,可根据协议详细填写

frame_words0_r_ctl <= {16'd0, advb_frame_cnt}; // 示例:下16位为帧计数

frame_words0_dst_id <= 32'h0000_0001; // 目的ID示例

frame_words1_cs_ctl <= 32'h0000_0000; // 控制字段示例

frame_words1_src_id <= 32'h0000_0002; // 源ID示例

frame_words2_type <= 32'h0000_0001; // 帧类型示例

frame_words2_f_ctl <= 32'h0000_0000; // 帧控制示例

frame_words3_seq_id <= 32'h0000_0000; // 序列ID示例

frame_words3_df_ctl <= 32'h0000_0000; // DF控制示例

frame_words3_seq_cnt <= {16'd0, advb_frame_cnt}; // 序列计数示例

frame_words4_OX_RX_ID <= 32'h0000_0000; // OX/RX示例

frame_words5_parameter <= {img_width, img_high}; // 图片分辨率打包示例

// 容器相关信息直接赋值

container_words0_cnt <= container_cnt;

container_words1_id <= 32'h0000_0001; // 容器ID示例

container_words2_time <= 32'd0; // 时间戳示例

container_words3_time <= 32'd0; // 时间戳示例

container_words4_fps <= 32'd60; // 帧率示例

container_words4_rate <= 32'd1000; // 码率示例

end

end

endmodule

相关推荐
海涛高软10 小时前
verlog中阻塞赋值和非阻塞赋值
fpga开发
tiantianuser12 小时前
RDMA设计29:RoCE v2 发送及接收模块设计2
服务器·fpga开发·rdma·fpga设计·高速传输
9527华安14 小时前
FPGA实现GTP光口视频转USB3.0 UVC,基于Aurora8B10B+FT602芯片架构,提供4套工程源码和技术支持
fpga开发·gtp·usb3.0·uvc·aurora8b10b·ft602
zy1353806757314 小时前
12V输入5V/2A输出升降压芯片AH4002
科技·单片机·物联网·fpga开发·硬件工程·智能电视
dadaobusi15 小时前
verilog的generate
fpga开发
从此不归路16 小时前
FPGA 结构与 CAD 设计(第2章)
ide·fpga开发
FPGA_小田老师16 小时前
FPGA例程(5):时钟(clock)分频倍频(PLL/MMCM)实验--vivado行为级仿真、综合后仿真和实现后仿真说明
fpga开发·pll·mmcm·run simulation·前仿真·后仿真
3有青年16 小时前
HPS cold reset pin和AVST configuration的功能和作用
fpga开发
3有青年1 天前
Altera FPGA操作系统支持的情况分析
fpga开发
国科安芯1 天前
卫星通讯导航FPGA供电单元DCDC芯片ASP4644S2B可靠性分析
单片机·嵌入式硬件·fpga开发·架构·安全性测试