vivado Miscellaneous Net-Related Constraints

Miscellaneous Net-Related Constraints
KEEP
Applied To
Nets
Constraint Values
• TRUE
• FALSE
UCF Example
net x_int KEEP = TRUE;
XDC Example
set_property DONT_TOUCH true [get_nets x_int]
SAVE NET FLAG
Applied To
Nets
Constraint Values
N/A
UCF Example
net x_int S;
XDC Example
set_property DONT_TOUCH true [get_nets x_int]
LOCK_PINS
Applied To
LUT cell
Constraint Values
CSV string: I[0-5]:A[6-1]
UCF Example
INST LUT1 LOCK_PINS = I3:A6, I2:A5;
XDC Example
set_property LOCK_PINS {I3:A6 I2:A5} [get_cells LUT1]
ROUTE
Applied To
Nets
Constraint Values
Directed Routing String (DIRT)
UCF Example
NET n85 ROUTE={2;1;-4!-1;-53320; . . .16;-8!};
XDC Example
set_property FIXED_ROUTE {EE2BEG0 NR1BEG0\ CLBLL_LL_AX} [get_nets
n85]
Note : ISE Design Suite directed routing strings and Vivado Design Suite net route
properties are incompatible. Vivado uses a unique, un-encoded format
Configuration-Related Constraints
CONFIG PROHIBIT
Pin site
Applied To
Sites
Constraint Values
Pin site
UCF Example
CONFIG PROHIBIT = K24, K26, K27, K28;
XDC Example
set_property PROHIBIT true [get_sites {K24 K26 K27 K28}]
Bank number
Applied To
Sites
Constraint Values
Bank number
UCF Example
CONFIG PROHIBIT = BANK34, BANK35, BANK36;
XDC Example
set_property PROHIBIT true [get_sites -of [get_iobanks 34\ 35 36]]
RAM(1)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB18_X0Y0;
XDC Example
set_property PROHIBIT true [get_sites RAMB18_X0Y0]
RAM(2)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB18_X0Y1, RAMB18_X0Y3, RAMB18_X0Y5;
XDC Example
set_property PROHIBIT true [get_sites {RAMB18_X0Y1\RAMB18_X0Y3
RAMB18_X0Y5}]
Note : The comma-separated list shown here uses RAM sites but can use any supported
site type.
RAM(3)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB36_X1Y1:RAMB36_X2Y2;
XDC Example
set_property PROHIBIT true [get_sites -range {RAMB36_X1Y1\
RAMB36_X2Y2}]
RAM(4)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB36_X3Y*;
XDC Example
set_property PROHIBIT true [get_sites RAMB36_X3Y*]
DSP48
Applied To
Sites
Constraint Values
DSP48s
UCF Example
CONFIG PROHIBIT = DSP48_X0Y*;
XDC Example
set_property PROHIBIT true [get_sites DSP48_X0Y*]
SLICE
Applied To
Sites
Constraint Values
Slices
UCF Example
CONFIG PROHIBIT = SLICE_X0Y0:SLICE_X47Y49;
XDC Example
set_property PROHIBIT true [get_sites -range {SLICE_X0Y0\
SLICE_X47Y49}]
ILOGIC
Applied To
Sites
Constraint Values
ILOGIC
UCF Example
CONFIG PROHIBIT = ILOGIC_X0Y0:ILOGIC_X0Y49;
XDC Example
set_property PROHIBIT true [get_sites -range {ILOGIC_X0Y0\
ILOGIC_X0Y49}]
OLOGIC
Applied To
Sites
Constraint Values
OLOGIC
UCF Example
CONFIG PROHIBIT = OLOGIC_X0Y0:OLOGIC_X0Y49;
XDC Example
set_property PROHIBIT true [get_sites -range {OLOGIC_X0Y0\
OLOGIC_X0Y49}]
BUFGCTRL
Applied To
Sites
Constraint Values
BUFGCTRL
UCF Example
CONFIG PROHIBIT = BUFGCTRL_X0Y0:BUFGCTRL_X0Y15;
XDC Example
set_property PROHIBIT true [get_sites -range\ {BUFGCTRL_X0Y0
BUFGCTRL_X0Y15}]
BUFR
Applied To
Sites
Constraint Values
BUFR
UCF Example
CONFIG PROHIBIT = BUFR_X0Y0:BUFR_X0Y3;
XDC Example
set_property PROHIBIT true [get_sites -range {BUFR_X0Y0\
BUFR_X0Y3}]
BUFIO
Applied To
Sites
Constraint Values
BUFIO
UCF Example
CONFIG PROHIBIT = BUFIO_X0Y0:BUFIO_X0Y3;
XDC Example
set_property PROHIBIT true [get_sites -range {BUFIO_X0Y0\
BUFIO_X0Y3}]
BUFHCE
Applied To
Sites
Constraint Values
BUFHCE
UCF Example
CONFIG PROHIBIT = BUFHCE_X0Y0:BUFHCE_X1Y11;
XDC Example
set_property PROHIBIT true [get_sites -range {BUFHCE_X0Y0\
BUFHCE_X1Y11}]
Voltage
Applied To
I/O bank
Constraint Values
Voltage
UCF Example
CONFIG INTERNAL_VREF_BANK14 = 0.75;
XDC Example
set_property INTERNAL_VREF 0.75 [get_iobanks 14]
NONE
Applied To
I/O bank
Constraint Values
NONE
UCF Example
CONFIG INTERNAL_VREF_BANK0 = NONE;
XDC Example
reset_property INTERNAL_VREF [get_iobanks 0]
CONFIG DCI_CASCADE
Applied To
I/O banks
Constraint Values
Bank sequence
UCF Example
CONFIG DCI_CASCADE = 17 15 14;
XDC Example
set_property DCI_CASCADE {15 14} [get_iobanks 17]

相关推荐
搬砖的小码农_Sky4 小时前
XILINX Ultrascale+ Kintex系列FPGA的架构
fpga开发·架构
XvnNing5 小时前
【Verilog硬件语言学习笔记4】FPGA串口通信
笔记·学习·fpga开发
千宇宙航6 小时前
闲庭信步使用SV搭建图像测试平台:第二十七课——图像的腐蚀
图像处理·计算机视觉·fpga开发
尤老师FPGA10 天前
使用DDR4控制器实现多通道数据读写(十六)
fpga开发·ddr4
HX科技10 天前
STM32给FPGA的外挂FLASH进行升级
stm32·嵌入式硬件·fpga开发·flash·fpga升级
sz66cm10 天前
FPGA基础 -- Verilog 驱动强度(drive strength)与电荷强度(charge strength)
fpga开发
海涛高软11 天前
FPGA深度和突发长度计算
fpga开发
hahaha601611 天前
vivado使用非自带的第三方编辑器
fpga开发
芝士不会写代码11 天前
【FPGA学习】DDS信号发生器设计
学习·fpga开发
9527华安11 天前
国产安路FPGA实现MIPI视频解码转HDMI输出,基于SC500摄像头,提供TD工程源码和技术支持
fpga开发·音视频·csi·mipi·dphy·安路fpga·sc500