vivado Miscellaneous Net-Related Constraints

Miscellaneous Net-Related Constraints
KEEP
Applied To
Nets
Constraint Values
• TRUE
• FALSE
UCF Example
net x_int KEEP = TRUE;
XDC Example
set_property DONT_TOUCH true [get_nets x_int]
SAVE NET FLAG
Applied To
Nets
Constraint Values
N/A
UCF Example
net x_int S;
XDC Example
set_property DONT_TOUCH true [get_nets x_int]
LOCK_PINS
Applied To
LUT cell
Constraint Values
CSV string: I[0-5]:A[6-1]
UCF Example
INST LUT1 LOCK_PINS = I3:A6, I2:A5;
XDC Example
set_property LOCK_PINS {I3:A6 I2:A5} [get_cells LUT1]
ROUTE
Applied To
Nets
Constraint Values
Directed Routing String (DIRT)
UCF Example
NET n85 ROUTE={2;1;-4!-1;-53320; . . .16;-8!};
XDC Example
set_property FIXED_ROUTE {EE2BEG0 NR1BEG0\ CLBLL_LL_AX} [get_nets
n85]
Note : ISE Design Suite directed routing strings and Vivado Design Suite net route
properties are incompatible. Vivado uses a unique, un-encoded format
Configuration-Related Constraints
CONFIG PROHIBIT
Pin site
Applied To
Sites
Constraint Values
Pin site
UCF Example
CONFIG PROHIBIT = K24, K26, K27, K28;
XDC Example
set_property PROHIBIT true [get_sites {K24 K26 K27 K28}]
Bank number
Applied To
Sites
Constraint Values
Bank number
UCF Example
CONFIG PROHIBIT = BANK34, BANK35, BANK36;
XDC Example
set_property PROHIBIT true [get_sites -of [get_iobanks 34\ 35 36]]
RAM(1)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB18_X0Y0;
XDC Example
set_property PROHIBIT true [get_sites RAMB18_X0Y0]
RAM(2)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB18_X0Y1, RAMB18_X0Y3, RAMB18_X0Y5;
XDC Example
set_property PROHIBIT true [get_sites {RAMB18_X0Y1\RAMB18_X0Y3
RAMB18_X0Y5}]
Note : The comma-separated list shown here uses RAM sites but can use any supported
site type.
RAM(3)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB36_X1Y1:RAMB36_X2Y2;
XDC Example
set_property PROHIBIT true [get_sites -range {RAMB36_X1Y1\
RAMB36_X2Y2}]
RAM(4)
Applied To
Sites
Constraint Values
RAMs
UCF Example
CONFIG PROHIBIT = RAMB36_X3Y*;
XDC Example
set_property PROHIBIT true [get_sites RAMB36_X3Y*]
DSP48
Applied To
Sites
Constraint Values
DSP48s
UCF Example
CONFIG PROHIBIT = DSP48_X0Y*;
XDC Example
set_property PROHIBIT true [get_sites DSP48_X0Y*]
SLICE
Applied To
Sites
Constraint Values
Slices
UCF Example
CONFIG PROHIBIT = SLICE_X0Y0:SLICE_X47Y49;
XDC Example
set_property PROHIBIT true [get_sites -range {SLICE_X0Y0\
SLICE_X47Y49}]
ILOGIC
Applied To
Sites
Constraint Values
ILOGIC
UCF Example
CONFIG PROHIBIT = ILOGIC_X0Y0:ILOGIC_X0Y49;
XDC Example
set_property PROHIBIT true [get_sites -range {ILOGIC_X0Y0\
ILOGIC_X0Y49}]
OLOGIC
Applied To
Sites
Constraint Values
OLOGIC
UCF Example
CONFIG PROHIBIT = OLOGIC_X0Y0:OLOGIC_X0Y49;
XDC Example
set_property PROHIBIT true [get_sites -range {OLOGIC_X0Y0\
OLOGIC_X0Y49}]
BUFGCTRL
Applied To
Sites
Constraint Values
BUFGCTRL
UCF Example
CONFIG PROHIBIT = BUFGCTRL_X0Y0:BUFGCTRL_X0Y15;
XDC Example
set_property PROHIBIT true [get_sites -range\ {BUFGCTRL_X0Y0
BUFGCTRL_X0Y15}]
BUFR
Applied To
Sites
Constraint Values
BUFR
UCF Example
CONFIG PROHIBIT = BUFR_X0Y0:BUFR_X0Y3;
XDC Example
set_property PROHIBIT true [get_sites -range {BUFR_X0Y0\
BUFR_X0Y3}]
BUFIO
Applied To
Sites
Constraint Values
BUFIO
UCF Example
CONFIG PROHIBIT = BUFIO_X0Y0:BUFIO_X0Y3;
XDC Example
set_property PROHIBIT true [get_sites -range {BUFIO_X0Y0\
BUFIO_X0Y3}]
BUFHCE
Applied To
Sites
Constraint Values
BUFHCE
UCF Example
CONFIG PROHIBIT = BUFHCE_X0Y0:BUFHCE_X1Y11;
XDC Example
set_property PROHIBIT true [get_sites -range {BUFHCE_X0Y0\
BUFHCE_X1Y11}]
Voltage
Applied To
I/O bank
Constraint Values
Voltage
UCF Example
CONFIG INTERNAL_VREF_BANK14 = 0.75;
XDC Example
set_property INTERNAL_VREF 0.75 [get_iobanks 14]
NONE
Applied To
I/O bank
Constraint Values
NONE
UCF Example
CONFIG INTERNAL_VREF_BANK0 = NONE;
XDC Example
reset_property INTERNAL_VREF [get_iobanks 0]
CONFIG DCI_CASCADE
Applied To
I/O banks
Constraint Values
Bank sequence
UCF Example
CONFIG DCI_CASCADE = 17 15 14;
XDC Example
set_property DCI_CASCADE {15 14} [get_iobanks 17]

相关推荐
Terasic友晶科技4 小时前
第29篇 基于ARM A9处理器用C语言实现中断<五>
c语言·fpga开发·定时器中断
9527华安7 小时前
FPGA实现GTY光口视频转USB3.0传输,基于FT601+Aurora 8b/10b编解码架构,提供2套工程源码和技术支持
fpga开发·音视频·aurora·gty·usb3.0·ft601
博览鸿蒙8 小时前
FPGA开发要学些什么?如何快速入门?
fpga开发
@晓凡11 小时前
FPGA中利用fifo时钟域转换---慢时钟域转快时钟域
fpga开发
乘风~&17 小时前
fpga助教面试题
fpga开发
Hcoco_me1 天前
HDLBits ——> Building Larger Circuits
fpga开发
碎碎思1 天前
FPGA DSP:Vivado 中带有 DDS 的 FIR 滤波器
fpga开发
电子阿板3 天前
ZYNQ TCP Server PS端千兆网口速率低问题,要修改BSP中LWIP配置参数
嵌入式硬件·tcp/ip·fpga开发·tcp
9527华安3 天前
FPGA实现SDI视频解码转GTY光口传输,基于GS2971+Aurora 8b/10b编解码架构,提供工程源码和技术支持
fpga开发·架构·音视频·8b/10b·sdi·gty·gs2971
cjie2214 天前
国产FPGA开发板选择
fpga开发