JL5110C,10口百兆交换机芯片 2*MAC 1 MII/RMII +1 RMII

Overview The JL5110 is an 8-port fast ethernet switch with 1 MII/ RMII interface and 1 RMII interface. It supports the QoS functions with four-level priority queues that ensure the performance of some real-time network applications.

The JL5110 integrates a 2K-entry address lookup table and a 4-way associative hash algorithm that validates input values, avoids hash collisions, and maintains forwarding performance. The supported maximum length of a data packet is 4097 bytes. With three types of independent storm filters, the JL5110 can filter packet storms. The JL5110 also integrates an intelligent switch engine that solves the Head-ofLine blocking problems.

The JL5110 supports 16 VLAN groups that can be configured as port-based VLANs and/or 802.1Q tagbased VLANs.

Typical Applications

• 10-Port Switch (10BASE-T and 100BASE-TX)

• HomePNA/HomePlug bridge

• Set-Top Box/TV

• Up to 8x10BASE-T/100BASE-TX Ethernet ports + 1 MII/RMII port and 1 RMII port

• Non-blocking wire-speed reception and transmission and non-HOL forwarding

• L2 switching with 2K entry L2 Mac table, hash-based 4-way, 16 entry hash collision CAM, and 64 entry L2 multicast table

• Jumbo frame support, up to 4097 bytes

• 728K bits packet buffer and supports full mesh test from 64B to 1518B

• MIBs cover TX/RX packet/bytes counter, UC/MC/ Flood packet/bytes counter, packet CRC error counter, and drop counter

• Supports high-performance QoS function on each port

• Supports Queue Management Operations

• 16 entry VLAN groups

• Flexible 802.1Q port/tag-based VLAN

• 16 VLANs are selected from a "cam-type-matching"

• Supports hardware loop detection function with LEDs and buzzer to indicate the existence of a loop

• Flexible LED indicators

• Supports Ingress/Egress port mirror

• Multicast/Broadcast storm control with separate token buckets for flooding, broadcast, and multicast packets

• Multicast/Broadcast storm control is either packet or byte-based, configurable per egress port

• 32 entry L2 classification table for advanced application

• STP: supports BPDU and LLDP parsing. Supports port status (forarding, listening, blocking assignment by SW)

• Physical layer port Polarity Detection and Correction function

• Single 3.3V power input can be transformed by integrating LDO regulator to generate 0.9V from 3.3V via a low-cost external Diode

• 25 MHz crystal or 3.3V OSC input

• 88-pin QFN package for 10-port FE Switch

相关推荐
szxinmai主板定制专家30 分钟前
【国产NI替代】基于FPGA的32通道(24bits)高精度终端采集核心板卡
大数据·人工智能·fpga开发
黑色叉腰丶大魔王3 小时前
基于 MATLAB 的图像增强技术分享
图像处理·人工智能·计算机视觉
HIZYUAN6 小时前
AGM FPGA如何配置上拉或者下拉电阻
fpga开发
∑狸猫不是猫6 小时前
(13)CT137A- 简易音乐盒设计
fpga开发
njnu@liyong11 小时前
图解HTTP-HTTP报文
网络协议·计算机网络·http
ThreeYear_s12 小时前
基于FPGA 的4位密码锁 矩阵键盘 数码管显示 报警仿真
fpga开发·矩阵·计算机外设
kaixin_learn_qt_ing13 小时前
了解RPC
网络·网络协议·rpc
爱吃水果蝙蝠汤15 小时前
DATACOM-IP单播路由(BGP)-复习-实验
网络·网络协议·tcp/ip
禁默15 小时前
2024年图像处理、多媒体技术与机器学习
图像处理·人工智能·microsoft
Anin蓝天(北京太速科技-陈)18 小时前
252-8路SATAII 6U VPX高速存储模块
fpga开发