JL5110C,10口百兆交换机芯片 2*MAC 1 MII/RMII +1 RMII

Overview The JL5110 is an 8-port fast ethernet switch with 1 MII/ RMII interface and 1 RMII interface. It supports the QoS functions with four-level priority queues that ensure the performance of some real-time network applications.

The JL5110 integrates a 2K-entry address lookup table and a 4-way associative hash algorithm that validates input values, avoids hash collisions, and maintains forwarding performance. The supported maximum length of a data packet is 4097 bytes. With three types of independent storm filters, the JL5110 can filter packet storms. The JL5110 also integrates an intelligent switch engine that solves the Head-ofLine blocking problems.

The JL5110 supports 16 VLAN groups that can be configured as port-based VLANs and/or 802.1Q tagbased VLANs.

Typical Applications

• 10-Port Switch (10BASE-T and 100BASE-TX)

• HomePNA/HomePlug bridge

• Set-Top Box/TV

• Up to 8x10BASE-T/100BASE-TX Ethernet ports + 1 MII/RMII port and 1 RMII port

• Non-blocking wire-speed reception and transmission and non-HOL forwarding

• L2 switching with 2K entry L2 Mac table, hash-based 4-way, 16 entry hash collision CAM, and 64 entry L2 multicast table

• Jumbo frame support, up to 4097 bytes

• 728K bits packet buffer and supports full mesh test from 64B to 1518B

• MIBs cover TX/RX packet/bytes counter, UC/MC/ Flood packet/bytes counter, packet CRC error counter, and drop counter

• Supports high-performance QoS function on each port

• Supports Queue Management Operations

• 16 entry VLAN groups

• Flexible 802.1Q port/tag-based VLAN

• 16 VLANs are selected from a "cam-type-matching"

• Supports hardware loop detection function with LEDs and buzzer to indicate the existence of a loop

• Flexible LED indicators

• Supports Ingress/Egress port mirror

• Multicast/Broadcast storm control with separate token buckets for flooding, broadcast, and multicast packets

• Multicast/Broadcast storm control is either packet or byte-based, configurable per egress port

• 32 entry L2 classification table for advanced application

• STP: supports BPDU and LLDP parsing. Supports port status (forarding, listening, blocking assignment by SW)

• Physical layer port Polarity Detection and Correction function

• Single 3.3V power input can be transformed by integrating LDO regulator to generate 0.9V from 3.3V via a low-cost external Diode

• 25 MHz crystal or 3.3V OSC input

• 88-pin QFN package for 10-port FE Switch

相关推荐
bnsarocket17 分钟前
Verilog和FPGA的自学笔记9——呼吸灯
笔记·fpga开发·verilog·自学·硬件编程
电鱼智能的电小鱼27 分钟前
基于电鱼 ARM 工控机的煤矿主控系统高可靠运行方案——让井下控制系统告别“死机与重启”
arm开发·人工智能·嵌入式硬件·深度学习·机器学习
陌上花开缓缓归以3 小时前
linux系统启动失败之flash异常分析
arm开发
AndrewHZ3 小时前
【图像处理基石】如何在图像中实现光晕的星芒效果?
图像处理·opencv·计算机视觉·cv·图像增强·算法入门·星芒效果
笨蛋不要掉眼泪3 小时前
deepseek封装结合websocket实现与ai对话
人工智能·websocket·网络协议
国科安芯5 小时前
基于AS32A601型MCU芯片的屏幕驱动IC方案的技术研究
服务器·人工智能·单片机·嵌入式硬件·fpga开发
sali-tec6 小时前
C# 基于halcon的视觉工作流-章54-N点标定
开发语言·图像处理·算法·计算机视觉·c#
小李独爱秋6 小时前
计算机网络经典问题透视:当路由器需要同时连接以太网和ATM网络时,需要添加什么硬件?
运维·网络协议·计算机网络·网络安全·智能路由器
cmc10286 小时前
145.vivado采信号时ILA用一个probe要比用多个节约资源
fpga开发
白又白、7 小时前
数据cdc (clock domain cross)
fpga开发