JL5110C,10口百兆交换机芯片 2*MAC 1 MII/RMII +1 RMII

Overview The JL5110 is an 8-port fast ethernet switch with 1 MII/ RMII interface and 1 RMII interface. It supports the QoS functions with four-level priority queues that ensure the performance of some real-time network applications.

The JL5110 integrates a 2K-entry address lookup table and a 4-way associative hash algorithm that validates input values, avoids hash collisions, and maintains forwarding performance. The supported maximum length of a data packet is 4097 bytes. With three types of independent storm filters, the JL5110 can filter packet storms. The JL5110 also integrates an intelligent switch engine that solves the Head-ofLine blocking problems.

The JL5110 supports 16 VLAN groups that can be configured as port-based VLANs and/or 802.1Q tagbased VLANs.

Typical Applications

• 10-Port Switch (10BASE-T and 100BASE-TX)

• HomePNA/HomePlug bridge

• Set-Top Box/TV

• Up to 8x10BASE-T/100BASE-TX Ethernet ports + 1 MII/RMII port and 1 RMII port

• Non-blocking wire-speed reception and transmission and non-HOL forwarding

• L2 switching with 2K entry L2 Mac table, hash-based 4-way, 16 entry hash collision CAM, and 64 entry L2 multicast table

• Jumbo frame support, up to 4097 bytes

• 728K bits packet buffer and supports full mesh test from 64B to 1518B

• MIBs cover TX/RX packet/bytes counter, UC/MC/ Flood packet/bytes counter, packet CRC error counter, and drop counter

• Supports high-performance QoS function on each port

• Supports Queue Management Operations

• 16 entry VLAN groups

• Flexible 802.1Q port/tag-based VLAN

• 16 VLANs are selected from a "cam-type-matching"

• Supports hardware loop detection function with LEDs and buzzer to indicate the existence of a loop

• Flexible LED indicators

• Supports Ingress/Egress port mirror

• Multicast/Broadcast storm control with separate token buckets for flooding, broadcast, and multicast packets

• Multicast/Broadcast storm control is either packet or byte-based, configurable per egress port

• 32 entry L2 classification table for advanced application

• STP: supports BPDU and LLDP parsing. Supports port status (forarding, listening, blocking assignment by SW)

• Physical layer port Polarity Detection and Correction function

• Single 3.3V power input can be transformed by integrating LDO regulator to generate 0.9V from 3.3V via a low-cost external Diode

• 25 MHz crystal or 3.3V OSC input

• 88-pin QFN package for 10-port FE Switch

相关推荐
路溪非溪7 小时前
Linux下蓝牙框架的数据流
linux·arm开发·驱动开发
GateWorld8 小时前
FPGA内部模块详解之五FPGA的“对外窗口”——可编程输入输出单元(I/O Logic)
fpga开发·iologic
小虎卫远程打卡app9 小时前
光通信与视频编码前沿技术综述:从超大容量传输到实时神经网络编码
运维·网络·信息与通信·视频编解码
傻啦嘿哟9 小时前
2026代理IP服务商深度测评:8家主流厂商的“极限压力测试“全记录
网络协议·tcp/ip·压力测试
%小农9 小时前
在cursor中使用server
网络·网络协议·http
’长谷深风‘9 小时前
嵌入式 ARM 开发入门解析
汇编·arm开发·cpu·cortex
ivy1598683771510 小时前
芯锦科技 HP9117 多协议USB Type-A快充识别芯片
网络·科技·网络协议·5g·信号处理·p2p
西红市杰出青年11 小时前
MCP 的三种数据传输模式教程(stdio / SSE / Streamable HTTP)
网络·网络协议·http·ai
.select.11 小时前
HTTPS 如何优化?
网络协议·http·https
ZPC821012 小时前
FPGA IP核协议清单
fpga开发