JL5110C,10口百兆交换机芯片 2*MAC 1 MII/RMII +1 RMII

Overview The JL5110 is an 8-port fast ethernet switch with 1 MII/ RMII interface and 1 RMII interface. It supports the QoS functions with four-level priority queues that ensure the performance of some real-time network applications.

The JL5110 integrates a 2K-entry address lookup table and a 4-way associative hash algorithm that validates input values, avoids hash collisions, and maintains forwarding performance. The supported maximum length of a data packet is 4097 bytes. With three types of independent storm filters, the JL5110 can filter packet storms. The JL5110 also integrates an intelligent switch engine that solves the Head-ofLine blocking problems.

The JL5110 supports 16 VLAN groups that can be configured as port-based VLANs and/or 802.1Q tagbased VLANs.

Typical Applications

• 10-Port Switch (10BASE-T and 100BASE-TX)

• HomePNA/HomePlug bridge

• Set-Top Box/TV

• Up to 8x10BASE-T/100BASE-TX Ethernet ports + 1 MII/RMII port and 1 RMII port

• Non-blocking wire-speed reception and transmission and non-HOL forwarding

• L2 switching with 2K entry L2 Mac table, hash-based 4-way, 16 entry hash collision CAM, and 64 entry L2 multicast table

• Jumbo frame support, up to 4097 bytes

• 728K bits packet buffer and supports full mesh test from 64B to 1518B

• MIBs cover TX/RX packet/bytes counter, UC/MC/ Flood packet/bytes counter, packet CRC error counter, and drop counter

• Supports high-performance QoS function on each port

• Supports Queue Management Operations

• 16 entry VLAN groups

• Flexible 802.1Q port/tag-based VLAN

• 16 VLANs are selected from a "cam-type-matching"

• Supports hardware loop detection function with LEDs and buzzer to indicate the existence of a loop

• Flexible LED indicators

• Supports Ingress/Egress port mirror

• Multicast/Broadcast storm control with separate token buckets for flooding, broadcast, and multicast packets

• Multicast/Broadcast storm control is either packet or byte-based, configurable per egress port

• 32 entry L2 classification table for advanced application

• STP: supports BPDU and LLDP parsing. Supports port status (forarding, listening, blocking assignment by SW)

• Physical layer port Polarity Detection and Correction function

• Single 3.3V power input can be transformed by integrating LDO regulator to generate 0.9V from 3.3V via a low-cost external Diode

• 25 MHz crystal or 3.3V OSC input

• 88-pin QFN package for 10-port FE Switch

相关推荐
虚伪的空想家41 分钟前
arm架构服务器使用kvm创建虚机报错,romfile “efi-virtio.rom“ is empty
linux·运维·服务器·javascript·arm开发·云原生·kvm
s09071365 小时前
ZYNQ DMA to UDP 数据传输系统设计文档
网络协议·fpga开发·udp
Q180809515 小时前
FLOW 3D增材制造模拟:同轴送粉激光沉积与熔池温度场流场仿真
图像处理
p***h6436 小时前
JavaScript图像处理开发
开发语言·javascript·图像处理
明月清了个风6 小时前
工作笔记-----EEPROM偶发性读取错误
arm开发·笔记·单片机·嵌入式硬件
燎原星火*6 小时前
QSPI IP核 基本参数
fpga开发
XINVRY-FPGA7 小时前
XCVU9P-2FLGC2104I Xilinx AMD Virtex UltraScale+ FPGA
嵌入式硬件·机器学习·计算机视觉·fpga开发·硬件工程·dsp开发·fpga
FPGA_小田老师7 小时前
FPGA Debug:PCIE一直自动重启(link up一直高低切换)
fpga开发·pcie debug·pcie初始化问题
hexiaoyan8277 小时前
视频信号检测板卡:208-Base Camera Link 图像信号模拟器
fpga开发·图像信号模拟器·视频信号检测·视频信号分析·智能图像分析
竹君子7 小时前
新能源知识库(151) RTDS和RT-LAB比较
fpga开发